| /drivers/gpu/drm/i915/display/ |
| A D | intel_plane.c | 460 if (!plane->async_flip) in intel_plane_do_async_flip()
463 if (!new_crtc_state->uapi.async_flip) in intel_plane_do_async_flip()
479 return DISPLAY_VER(display) < 9 || old_crtc_state->uapi.async_flip; in intel_plane_do_async_flip()
647 new_crtc_state->uapi.async_flip) { in intel_plane_atomic_calc_changes()
854 bool async_flip) in intel_plane_async_flip() argument
858 trace_intel_plane_async_flip(plane, crtc, async_flip); in intel_plane_async_flip()
859 plane->async_flip(dsb, plane, crtc_state, plane_state, async_flip); in intel_plane_async_flip()
869 if (crtc_state->do_async_flip && plane->async_flip) { in intel_plane_update_arm()
|
| A D | i9xx_plane.c | 603 bool async_flip) in g4x_primary_async_flip() argument
610 if (async_flip) in g4x_primary_async_flip()
624 bool async_flip) in vlv_primary_async_flip() argument
1049 plane->async_flip = vlv_primary_async_flip; in intel_primary_plane_create()
1055 plane->async_flip = g4x_primary_async_flip; in intel_primary_plane_create()
1060 plane->async_flip = g4x_primary_async_flip; in intel_primary_plane_create()
1065 plane->async_flip = g4x_primary_async_flip; in intel_primary_plane_create()
|
| A D | intel_display_trace.h | 384 TP_PROTO(struct intel_plane *plane, struct intel_crtc *crtc, bool async_flip),
385 TP_ARGS(plane, crtc, async_flip),
392 __field(bool, async_flip)
402 __entry->async_flip = async_flip;
407 __entry->frame, __entry->scanline, str_yes_no(__entry->async_flip))
|
| A D | intel_plane.h | 44 bool async_flip);
|
| A D | intel_display_types.h | 1539 void (*async_flip)(struct intel_dsb *dsb, member
1543 bool async_flip);
|
| A D | skl_universal_plane.c | 1680 bool async_flip) in skl_plane_async_flip() argument
1690 if (async_flip) { in skl_plane_async_flip()
2896 plane->async_flip = skl_plane_async_flip; in skl_universal_plane_create()
|
| A D | intel_display.c | 895 return crtc_state->uapi.async_flip && i915_vtd_active(i915) && in needs_async_flip_vtd_wa()
5933 if (!new_crtc_state->uapi.async_flip) in intel_async_flip_check_uapi()
5973 if (!plane->async_flip) { in intel_async_flip_check_uapi()
6002 if (!new_crtc_state->uapi.async_flip) in intel_async_flip_check_hw()
6037 new_crtc_state->do_async_flip && !plane->async_flip)) in intel_async_flip_check_hw()
6048 if (!plane->async_flip) in intel_async_flip_check_hw()
|
| A D | skl_watermark.c | 1265 crtc_state->uapi.async_flip && in use_minimal_wm0_only()
1266 plane->async_flip; in use_minimal_wm0_only()
|
| A D | intel_psr.c | 1262 if (crtc_state->uapi.async_flip) { in intel_psr2_sel_fetch_config_valid()
|
| /drivers/gpu/drm/ |
| A D | drm_atomic_uapi.c | 1015 bool async_flip) in drm_atomic_set_property() argument
1035 if (async_flip) { in drm_atomic_set_property()
1057 if (async_flip) { in drm_atomic_set_property()
1080 if (async_flip) { in drm_atomic_set_property()
1379 crtc_state->async_flip = true; in set_async_flip()
1397 bool async_flip = false; in drm_mode_atomic_ioctl() local
1430 async_flip = true; in drm_mode_atomic_ioctl()
1516 prop, prop_value, async_flip); in drm_mode_atomic_ioctl()
|
| A D | drm_crtc_internal.h | 263 u64 prop_value, bool async_flip);
|
| A D | drm_atomic_state_helper.c | 155 state->async_flip = false; in __drm_atomic_helper_crtc_duplicate_state()
|
| A D | drm_atomic_helper.c | 3837 crtc_state->async_flip = flags & DRM_MODE_PAGE_FLIP_ASYNC; in page_flip_common()
|
| /drivers/gpu/drm/amd/display/amdgpu_dm/ |
| A D | amdgpu_dm_trace.h | 178 __field(bool, async_flip)
200 __entry->async_flip = state->async_flip;
218 __entry->async_flip, __entry->vrr_enabled,
|
| A D | amdgpu_dm_crtc.c | 656 if (crtc_state->async_flip && in amdgpu_dm_crtc_helper_atomic_check()
|
| A D | amdgpu_dm.c | 9471 if (crtc->state->async_flip && in amdgpu_dm_commit_planes()
9479 crtc->state->async_flip && in amdgpu_dm_commit_planes()
10424 if (new_crtc_state->async_flip) in amdgpu_dm_atomic_commit_tail()
12281 if (new_crtc_state->async_flip && in amdgpu_dm_atomic_check()
|
| /drivers/gpu/drm/i915/gt/uc/abi/ |
| A D | guc_actions_slpc_abi.h | 223 u32 async_flip:1; member
|
| /drivers/gpu/drm/nouveau/dispnv50/ |
| A D | wndw.c | 317 if (!asyh->state.async_flip) in nv50_wndw_atomic_check_acquire()
438 asyh->state.async_flip = false; in nv50_wndw_atomic_check_lut()
|
| /drivers/gpu/drm/i915/gvt/ |
| A D | cmd_parser.c | 1278 bool async_flip; member
1317 info->async_flip = ((dword2 & GENMASK(1, 0)) == 0x1); in gen8_decode_mi_display_flip()
1385 info->async_flip = ((dword2 & GENMASK(1, 0)) == 0x1); in skl_decode_mi_display_flip()
1399 if (!info->async_flip) in gen8_check_mi_display_flip()
1446 if (info->async_flip) in gen8_update_plane_mmio_from_mi_display_flip()
|