Home
last modified time | relevance | path

Searched refs:base1 (Results 1 – 17 of 17) sorted by relevance

/drivers/pinctrl/
A Dpinctrl-keembay.c117 void __iomem *base1; member
899 keembay_write_reg(val, kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_gpio_invert()
907 keembay_write_reg(val, kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_gpio_restore_default()
919 val = keembay_read_reg(kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_request_gpio()
951 val = keembay_read_reg(kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_set_mux()
953 keembay_write_reg(val, kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_set_mux()
971 keembay_write_reg(val, kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_pinconf_set_pull()
995 keembay_write_reg(val, kpc->base1 + KEEMBAY_GPIO_MODE, pin); in keembay_pinconf_set_drive()
1673 kpc->base1 = devm_platform_ioremap_resource(pdev, 1); in keembay_pinctrl_probe()
1674 if (IS_ERR(kpc->base1)) in keembay_pinctrl_probe()
[all …]
/drivers/mfd/
A Dmcp-sa11x0.c29 void __iomem *base1; member
40 #define MCCR1(m) ((m)->base1 + 0x00)
196 m->base1 = ioremap(mem1->start, resource_size(mem1)); in mcp_sa11x0_probe()
197 if (!m->base0 || !m->base1) { in mcp_sa11x0_probe()
224 iounmap(m->base1); in mcp_sa11x0_probe()
249 iounmap(m->base1); in mcp_sa11x0_remove()
/drivers/thermal/qcom/
A Dtsens-v2.c142 struct regmap *map, u32 mode, u32 base0, u32 base1) in tsens_v2_calibrate_sensor() argument
163 slope = (TWO_PT_SHIFTED_GAIN / (base1 - base0)); in tsens_v2_calibrate_sensor()
165 czero = (base0 + sensor->offset - ((base1 - base0) / 3)); in tsens_v2_calibrate_sensor()
190 u32 mode, base0, base1; in tsens_v2_calibration() local
208 ret = nvmem_cell_read_variable_le_u32(priv->dev, "base1", &base1); in tsens_v2_calibration()
215 mode, base0, base1); in tsens_v2_calibration()
A Dtsens.c77 u32 base1, base2; in tsens_read_calibration() local
100 ret = nvmem_cell_read_variable_le_u32(priv->dev, name, &base1); in tsens_read_calibration()
135 p1[i] = p1[i] + (base1 << shift); in tsens_read_calibration()
145 p1[i] = (p1[i] + base1) << shift; in tsens_read_calibration()
212 u32 base1, base2; in tsens_read_calibration_legacy() local
221 base1 = tsens_read_cell(&format->base[0], format->base_len, cdata0, cdata1); in tsens_read_calibration_legacy()
232 p1[i] = p1[i] + (base1 << format->base_shift); in tsens_read_calibration_legacy()
240 p1[i] = (p1[i] + base1) << format->base_shift; in tsens_read_calibration_legacy()
/drivers/gpio/
A Dgpio-em.c25 void __iomem *base1; member
63 return ioread32(p->base1 + (offs - GIO_IDT0)); in em_gio_read()
72 iowrite32(value, p->base1 + (offs - GIO_IDT0)); in em_gio_write()
296 p->base1 = devm_platform_ioremap_resource(pdev, 1); in em_gio_probe()
297 if (IS_ERR(p->base1)) in em_gio_probe()
298 return PTR_ERR(p->base1); in em_gio_probe()
/drivers/pinctrl/bcm/
A Dpinctrl-cygnus-mux.c104 void __iomem *base1; member
855 val = readl(pinctrl->base1 + mux->offset); in cygnus_gpio_request_enable()
857 writel(val, pinctrl->base1 + mux->offset); in cygnus_gpio_request_enable()
882 val = readl(pinctrl->base1 + mux->offset); in cygnus_gpio_disable_free()
884 writel(val, pinctrl->base1 + mux->offset); in cygnus_gpio_disable_free()
954 pinctrl->base1 = devm_platform_ioremap_resource(pdev, 1); in cygnus_pinmux_probe()
955 if (IS_ERR(pinctrl->base1)) { in cygnus_pinmux_probe()
957 return PTR_ERR(pinctrl->base1); in cygnus_pinmux_probe()
A Dpinctrl-nsp-mux.c112 void __iomem *base1; member
429 base_address = pinctrl->base1; in nsp_pinmux_set()
575 pinctrl->base1 = devm_ioremap(&pdev->dev, res->start, in nsp_pinmux_probe()
577 if (!pinctrl->base1) { in nsp_pinmux_probe()
A Dpinctrl-ns2-mux.c118 void __iomem *base1; member
613 base_address = pinctrl->base1; in ns2_pinmux_set()
1046 pinctrl->base1 = devm_ioremap(&pdev->dev, res->start, in ns2_pinmux_probe()
1048 if (!pinctrl->base1) { in ns2_pinmux_probe()
/drivers/perf/arm_cspmu/
A Darm_cspmu.c672 writeq(val, cspmu->base1 + offset); in arm_cspmu_write_counter()
674 lo_hi_writeq(val, cspmu->base1 + offset); in arm_cspmu_write_counter()
678 writel(lower_32_bits(val), cspmu->base1 + offset); in arm_cspmu_write_counter()
690 counter_addr = cspmu->base1 + offset; in arm_cspmu_read_counter()
698 return readl(cspmu->base1 + offset); in arm_cspmu_read_counter()
921 cspmu->base1 = cspmu->base0; in arm_cspmu_init_mmio()
923 cspmu->base1 = devm_platform_ioremap_resource(pdev, 1); in arm_cspmu_init_mmio()
924 if (IS_ERR(cspmu->base1)) { in arm_cspmu_init_mmio()
926 return PTR_ERR(cspmu->base1); in arm_cspmu_init_mmio()
970 pmovs[i] = readl(cspmu->base1 + pmovclr_offset); in arm_cspmu_get_reset_overflow()
[all …]
A Darm_cspmu.h196 void __iomem *base1; member
/drivers/video/
A Daperture.c144 static bool overlap(resource_size_t base1, resource_size_t end1, in overlap() argument
147 return (base1 < end2) && (end1 > base2); in overlap()
/drivers/clk/renesas/
A Drenesas-cpg-mssr.c227 RZT2H_MSTPCR_BLOCK(offset) ? priv->pub.base1 : priv->pub.base0; in cpg_rzt2h_mstp_read()
237 RZT2H_MSTPCR_BLOCK(offset) ? priv->pub.base1 : priv->pub.base0; in cpg_rzt2h_mstp_write()
1148 priv->pub.base1 = of_iomap(np, 1); in cpg_mssr_common_init()
1149 if (!priv->pub.base1) { in cpg_mssr_common_init()
1199 if (priv->pub.base1) in cpg_mssr_common_init()
1200 iounmap(priv->pub.base1); in cpg_mssr_common_init()
A Drenesas-cpg-mssr.h53 void __iomem *base1; member
A Dr9a09g077-cpg.c229 void __iomem *base = RZT2H_REG_BLOCK(offset) ? pub->base1 : pub->base0; in r9a09g077_cpg_clk_register()
/drivers/bluetooth/
A Dbtmrvl_sdio.c565 u8 base0, base1; in btmrvl_sdio_download_fw_w_helper() local
623 base1 = sdio_readb(card->func, in btmrvl_sdio_download_fw_w_helper()
629 base1, base1); in btmrvl_sdio_download_fw_w_helper()
634 len = (((u16) base1) << 8) | base0; in btmrvl_sdio_download_fw_w_helper()
/drivers/net/wireless/marvell/mwifiex/
A Dsdio.c1450 u8 base0, base1; in mwifiex_prog_fw_w_helper() local
1501 &base1); in mwifiex_prog_fw_w_helper()
1506 base1, base1); in mwifiex_prog_fw_w_helper()
1509 len = (u16) (((base1 & 0xff) << 8) | (base0 & 0xff)); in mwifiex_prog_fw_w_helper()
/drivers/edac/
A Damd64_edac.c1518 u32 *base1 = &pvt->csels[1].csbases[cs]; in dct_read_base_mask() local
1527 if (!amd64_read_dct_pci_cfg(pvt, 1, reg0, base1)) in dct_read_base_mask()
1529 cs, *base1, (pvt->fam == 0x10) ? reg1 in dct_read_base_mask()

Completed in 60 milliseconds