Home
last modified time | relevance | path

Searched refs:bit (Results 1 – 25 of 994) sorted by relevance

12345678910>>...40

/drivers/clk/bcm/
A Dclk-bcm63xx-gate.c18 u8 bit; member
32 .bit = BCM3368_CLK_MAC,
35 .bit = BCM3368_CLK_TC,
44 .bit = BCM3368_CLK_ACM,
47 .bit = BCM3368_CLK_SPI,
50 .bit = BCM3368_CLK_USBS,
53 .bit = BCM3368_CLK_BMU,
56 .bit = BCM3368_CLK_PCM,
59 .bit = BCM3368_CLK_NTP,
80 .bit = BCM3368_CLK_EPHY,
[all …]
A Dclk-bcm63268-timer.c32 u8 bit; member
38 .bit = BCM63268_TCLK_EPHY1,
41 .bit = BCM63268_TCLK_EPHY2,
44 .bit = BCM63268_TCLK_EPHY3,
47 .bit = BCM63268_TCLK_GPHY1,
50 .bit = BCM63268_TCLK_DSL,
59 .bit = BCM63268_TCLK_FAP1,
62 .bit = BCM63268_TCLK_FAP2,
65 .bit = BCM63268_TCLK_UTO_50,
71 .bit = BCM63268_TCLK_USB_REF,
[all …]
/drivers/pmdomain/bcm/
A Dbcm63xx-power.c34 uint8_t bit; member
143 pmd->mask = BIT(entry->bit); in bcm63xx_power_probe()
177 .bit = BCM6318_POWER_DOMAIN_PCIE,
180 .bit = BCM6318_POWER_DOMAIN_USB,
207 .bit = BCM6318_POWER_DOMAIN_PAD,
226 .bit = BCM6328_POWER_DOMAIN_SAR,
229 .bit = BCM6328_POWER_DOMAIN_PCM,
232 .bit = BCM6328_POWER_DOMAIN_USBD,
253 .bit = BCM6362_POWER_DOMAIN_SAR,
275 .bit = BCM6362_POWER_DOMAIN_PCM,
[all …]
/drivers/acpi/pmic/
A Dintel_pmic_bxtwc.c31 .bit = VR_MODE_AUTO,
36 .bit = VR_MODE_AUTO,
171 .bit = BIT(2),
176 .bit = BIT(0),
244 .bit = 0,
249 .bit = 1
254 .bit = 2
259 .bit = 4
264 .bit = 5
269 .bit = 3
[all …]
A Dintel_pmic_bytcrc.c28 .bit = 0x00,
33 .bit = 0x00,
38 .bit = 0x00,
43 .bit = 0x00,
48 .bit = 0x00,
53 .bit = 0x00,
58 .bit = 0x00,
68 .bit = 0x00,
78 .bit = 0x00,
83 .bit = 0x00,
[all …]
A Dintel_pmic_chtwc.c77 .bit = 0x01,
82 .bit = 0x07,
87 .bit = 0x01,
92 .bit = 0x07,
97 .bit = 0x07,
102 .bit = 0x07,
107 .bit = 0x01,
112 .bit = 0x07,
117 .bit = 0x07,
142 .bit = 0x07,
[all …]
A Dintel_pmic_xpower.c33 .bit = 0x05,
38 .bit = 0x06,
43 .bit = 0x07,
48 .bit = 0x03,
53 .bit = 0x04,
58 .bit = 0x05,
63 .bit = 0x06,
68 .bit = 0x00,
73 .bit = 0x01,
78 .bit = 0x02,
[all …]
/drivers/memory/tegra/
A Dtegra210.c22 .bit = 1,
38 .bit = 2,
54 .bit = 3,
70 .bit = 4,
86 .bit = 5,
102 .bit = 6,
118 .bit = 14,
134 .bit = 15,
150 .bit = 16,
166 .bit = 17,
[all …]
A Dtegra114.c33 .bit = 1,
49 .bit = 2,
65 .bit = 3,
81 .bit = 4,
97 .bit = 5,
113 .bit = 6,
129 .bit = 9,
145 .bit = 10,
161 .bit = 11,
177 .bit = 15,
[all …]
A Dtegra124.c34 .bit = 1,
50 .bit = 2,
66 .bit = 3,
82 .bit = 4,
98 .bit = 5,
114 .bit = 6,
130 .bit = 14,
146 .bit = 15,
162 .bit = 16,
178 .bit = 17,
[all …]
A Dtegra30.c56 .bit = 1,
73 .bit = 2,
90 .bit = 3,
107 .bit = 4,
124 .bit = 5,
141 .bit = 6,
158 .bit = 7,
175 .bit = 8,
192 .bit = 9,
209 .bit = 10,
[all …]
/drivers/net/wireless/zydas/zd1211rw/
A Dzd_rf_rf2959.c39 static int bit(u32 rw, int bit)
41 return bits(rw, bit, bit);
54 bits(rw, 14, 15), bit(rw, 3), bit(rw, 2), bit(rw, 1),
55 bit(rw, 0));
61 bit(rw, 17), bit(rw, 16), bit(rw, 15), bit(rw, 14),
62 bit(rw, 13), bit(rw, 12), bit(rw, 11), bit(rw, 10),
80 bit(rw, 17), bit(rw, 16), bit(rw, 15), bit(rw, 14),
81 bit(rw, 13), bit(rw, 12), bit(rw, 11), bit(rw, 10),
105 bits(rw, 7, 9), bits(rw, 4, 6), bit(rw, 3), bit(rw, 2),
106 bit(rw, 1), bit(rw, 0));
[all …]
/drivers/platform/x86/
A Dmsi-ec.c63 .bit = 4,
67 .bit = 7,
143 .bit = 4,
147 .bit = 7,
220 .bit = 4,
224 .bit = 7,
298 .bit = 4,
302 .bit = 7,
376 .bit = 4,
380 .bit = 7,
[all …]
/drivers/clk/ux500/
A Dreset-prcc.c22 #define PRCC_RESET_LINE(prcc_num, bit) \ argument
23 (((prcc_num) * PRCC_PERIPHS_PER_CLUSTER) + (bit))
80 writel(BIT(bit), base + PRCC_K_SOFTRST_CLEAR); in u8500_prcc_reset()
82 writel(BIT(bit), base + PRCC_K_SOFTRST_SET); in u8500_prcc_reset()
96 writel(BIT(bit), base + PRCC_K_SOFTRST_CLEAR); in u8500_prcc_reset_assert()
109 writel(BIT(bit), base + PRCC_K_SOFTRST_SET); in u8500_prcc_reset_deassert()
126 return !(val & BIT(bit)); in u8500_prcc_reset_status()
139 unsigned int prcc_num, bit; in u8500_prcc_reset_xlate() local
145 bit = reset_spec->args[1]; in u8500_prcc_reset_xlate()
154 PRCC_RESET_LINE(prcc_num, bit), prcc_num, bit); in u8500_prcc_reset_xlate()
[all …]
/drivers/auxdisplay/
A Dks0108.c58 #define bit(n) (((unsigned char)1)<<(n)) macro
68 parport_write_control(ks0108_parport, byte ^ (bit(0) | bit(1) | bit(3))); in ks0108_writecontrol()
73 ks0108_writedata((state ? bit(0) : 0) | bit(1) | bit(2) | bit(3) | bit(4) | bit(5)); in ks0108_displaystate()
78 ks0108_writedata(min_t(unsigned char, startline, 63) | bit(6) | in ks0108_startline()
79 bit(7)); in ks0108_startline()
84 ks0108_writedata(min_t(unsigned char, address, 63) | bit(6)); in ks0108_address()
89 ks0108_writedata(min_t(unsigned char, page, 7) | bit(3) | bit(4) | in ks0108_page()
90 bit(5) | bit(7)); in ks0108_page()
/drivers/gpio/
A Dgpio-xilinx.c105 int bit; in xgpio_read_ch_all() local
107 for (bit = 0; bit <= lastbit ; bit += 32) in xgpio_read_ch_all()
114 int bit; in xgpio_write_ch_all() local
116 for (bit = 0; bit <= lastbit ; bit += 32) in xgpio_write_ch_all()
139 return test_bit(bit, state); in xgpio_get()
221 __set_bit(bit, chip->dir); in xgpio_dir_in()
254 __clear_bit(bit, chip->dir); in xgpio_dir_out()
378 u32 mask = BIT(bit / 32), temp; in xgpio_irq_mask()
382 __clear_bit(bit, chip->enable); in xgpio_irq_mask()
406 u32 mask = BIT(bit / 32), val; in xgpio_irq_unmask()
[all …]
A Dgpio-adp5585.c106 info->bit(off)); in adp5585_gpio_direction_input()
114 unsigned int bit = info->bit(off); in adp5585_gpio_direction_output() local
118 bit, val ? bit : 0); in adp5585_gpio_direction_output()
123 bit); in adp5585_gpio_direction_output()
131 unsigned int bit = info->bit(off); in adp5585_gpio_get_value() local
158 unsigned int bit = adp5585_gpio->info->bit(off); in adp5585_gpio_set_value() local
161 bit, val ? bit : 0); in adp5585_gpio_set_value()
175 bit = off * 2; in adp5585_gpio_set_bias()
189 unsigned int bit = adp5585_gpio->info->bit(off); in adp5585_gpio_set_drive() local
200 unsigned int bit = adp5585_gpio->info->bit(off); in adp5585_gpio_set_debounce() local
[all …]
A Dgpio-spacemit-k1.c90 u32 bit = BIT(irqd_to_hwirq(d)); in spacemit_gpio_irq_mask() local
92 gb->irq_mask &= ~bit; in spacemit_gpio_irq_mask()
95 if (bit & gb->irq_rising_edge) in spacemit_gpio_irq_mask()
98 if (bit & gb->irq_falling_edge) in spacemit_gpio_irq_mask()
107 gb->irq_mask |= bit; in spacemit_gpio_irq_unmask()
109 if (bit & gb->irq_rising_edge) in spacemit_gpio_irq_unmask()
112 if (bit & gb->irq_falling_edge) in spacemit_gpio_irq_unmask()
124 gb->irq_rising_edge |= bit; in spacemit_gpio_irq_set_type()
127 gb->irq_rising_edge &= ~bit; in spacemit_gpio_irq_set_type()
132 gb->irq_falling_edge |= bit; in spacemit_gpio_irq_set_type()
[all …]
/drivers/pinctrl/
A Dpinctrl-rockchip.c743 *bit = data->bit; in rockchip_get_recalced_mux()
1103 u8 bit; in rockchip_get_mux() local
1223 u8 bit; in rockchip_set_mux() local
2660 u8 bit; in rockchip_get_drive_perpin() local
2739 u8 bit; in rockchip_set_drive_perpin() local
2869 u8 bit; in rockchip_get_pull() local
2930 u8 bit; in rockchip_set_pull() local
3060 u8 bit; in rockchip_get_schmitt() local
3091 u8 bit; in rockchip_set_schmitt() local
3110 data = BIT(bit + 16) | (enable << bit); in rockchip_set_schmitt()
[all …]
/drivers/media/test-drivers/vivid/
A Dvivid-vbi-gen.c30 unsigned bit = 0; in vivid_vbi_gen_wss_raw() local
34 wss_insert(wss + bit, 0x1f1c71c7, 29); bit += 29; in vivid_vbi_gen_wss_raw()
35 wss_insert(wss + bit, 0x1e3c1f, 24); bit += 24; in vivid_vbi_gen_wss_raw()
38 for (i = 0; i <= 13; i++, bit += 6) in vivid_vbi_gen_wss_raw()
41 for (i = 0, bit = 0; bit < sizeof(wss); bit++) { in vivid_vbi_gen_wss_raw()
45 buf[i++] = wss[bit]; in vivid_vbi_gen_wss_raw()
54 unsigned bit = 0; in vivid_vbi_gen_teletext_raw() local
61 for (i = 0, bit = 0; bit < sizeof(teletext) * 8; bit++) { in vivid_vbi_gen_teletext_raw()
63 u8 val = (teletext[bit / 8] & (1 << (bit & 7))) ? 0xc0 : 0x10; in vivid_vbi_gen_teletext_raw()
97 unsigned bit, i; in vivid_vbi_gen_cc_raw() local
[all …]
/drivers/media/tuners/
A Dmxl5005s.c1183 state->CH_Ctrl[0].bit[0] = 6; in MXL5005_ControlInit()
1186 state->CH_Ctrl[0].bit[1] = 7; in MXL5005_ControlInit()
1192 state->CH_Ctrl[1].bit[0] = 6; in MXL5005_ControlInit()
1195 state->CH_Ctrl[1].bit[1] = 7; in MXL5005_ControlInit()
1201 state->CH_Ctrl[2].bit[0] = 5; in MXL5005_ControlInit()
1204 state->CH_Ctrl[2].bit[1] = 6; in MXL5005_ControlInit()
1207 state->CH_Ctrl[2].bit[2] = 7; in MXL5005_ControlInit()
1210 state->CH_Ctrl[2].bit[3] = 0; in MXL5005_ControlInit()
1213 state->CH_Ctrl[2].bit[4] = 1; in MXL5005_ControlInit()
1216 state->CH_Ctrl[2].bit[5] = 2; in MXL5005_ControlInit()
[all …]
/drivers/s390/cio/
A Dairq.c227 unsigned long bit, i, flags; in airq_iv_alloc() local
241 if (bit + num >= iv->end) in airq_iv_alloc()
242 iv->end = bit + num + 1; in airq_iv_alloc()
245 bit = find_next_bit_inv(iv->avail, iv->bits, bit + i + 1); in airq_iv_alloc()
247 if (bit + num > iv->bits) in airq_iv_alloc()
248 bit = -1UL; in airq_iv_alloc()
250 return bit; in airq_iv_alloc()
273 if (bit + num >= iv->end) { in airq_iv_free()
294 unsigned long bit; in airq_iv_scan() local
298 if (bit >= end) in airq_iv_scan()
[all …]
/drivers/pinctrl/meson/
A Dpinctrl-amlogic-a4.c286 *bit &= 0x1f; in aml_calc_reg_and_bit()
314 if (val & BIT(bit)) in aml_pinconf_get_pull()
330 unsigned int reg, bit; in aml_pinconf_get_drive_strength() local
471 val = BIT(bit); in aml_pinconf_enable_bias()
478 return regmap_update_bits(bank->reg_gpio, reg, BIT(bit), BIT(bit)); in aml_pinconf_enable_bias()
512 return regmap_update_bits(bank->reg_ds, reg, 0x3 << bit, ds_val << bit); in aml_pinconf_set_drive_strength()
523 unsigned int reg, bit; in aml_pinconf_set_gpio_bit() local
817 *bit &= 0x1f; in aml_gpio_calc_reg_and_bit()
840 unsigned int bit, reg; in aml_gpio_direction_input() local
844 return regmap_update_bits(bank->reg_gpio, reg, BIT(bit), BIT(bit)); in aml_gpio_direction_input()
[all …]
A Dpinctrl-meson.c104 *bit = (desc->bit + pin - bank->first) * meson_bit_strides[reg_type]; in meson_calc_reg_and_bit()
106 *bit &= 0x1f; in meson_calc_reg_and_bit()
186 unsigned int reg, bit; in meson_pinconf_set_gpio_bit() local
195 arg ? BIT(bit) : 0); in meson_pinconf_set_gpio_bit()
266 unsigned int reg, bit = 0; in meson_pinconf_disable_bias() local
294 val = BIT(bit); in meson_pinconf_enable_bias()
301 ret = regmap_update_bits(pc->reg_pullen, reg, BIT(bit), BIT(bit)); in meson_pinconf_enable_bias()
342 ret = regmap_update_bits(pc->reg_ds, reg, 0x3 << bit, ds_val << bit); in meson_pinconf_set_drive_strength()
417 if (!(val & BIT(bit))) { in meson_pinconf_get_pull()
426 if (val & BIT(bit)) in meson_pinconf_get_pull()
[all …]
/drivers/gpu/drm/mgag200/
A Dmgag200_ddc.c44 struct i2c_algo_bit_data bit; member
135 struct i2c_algo_bit_data *bit; in mgag200_ddc_create() local
151 bit = &ddc->bit; in mgag200_ddc_create()
152 bit->data = ddc; in mgag200_ddc_create()
153 bit->setsda = mgag200_ddc_algo_bit_data_setsda; in mgag200_ddc_create()
154 bit->setscl = mgag200_ddc_algo_bit_data_setscl; in mgag200_ddc_create()
155 bit->getsda = mgag200_ddc_algo_bit_data_getsda; in mgag200_ddc_create()
156 bit->getscl = mgag200_ddc_algo_bit_data_getscl; in mgag200_ddc_create()
159 bit->udelay = 10; in mgag200_ddc_create()
160 bit->timeout = usecs_to_jiffies(2200); in mgag200_ddc_create()
[all …]

Completed in 74 milliseconds

12345678910>>...40