Home
last modified time | relevance | path

Searched refs:bits (Results 1 – 25 of 953) sorted by relevance

12345678910>>...39

/drivers/net/wireless/zydas/zd1211rw/
A Dzd_rf_rf2959.c63 bits(rw, 7, 9), bits(rw, 4, 6), bits(rw, 0, 3));
67 bits(rw, 6, 17), bits(rw, 0, 5));
74 bits(rw, 8, 16), bits(rw, 4, 7), bits(rw, 0, 3));
82 bits(rw, 7, 9), bits(rw, 4, 6), bits(rw, 0,3));
86 bits(rw, 6, 17), bits(rw, 0, 5));
93 bits(rw, 8, 16), bits(rw, 4, 7), bits(rw, 0, 3));
97 bits(rw, 13, 17), bits(rw, 8, 12), bits(rw, 3, 7),
111 bits(rw, 15, 17), bits(rw, 9, 14), bits(rw, 3, 8),
116 bits(rw, 12, 17), bits(rw, 6, 11), bits(rw, 0, 5));
123 bits(rw, 8, 9), bits(rw, 5, 7), bits(rw, 3, 4),
[all …]
/drivers/comedi/drivers/
A Dc6xdigio.c80 *bits = val; in c6xdigio_get_encoder_bits()
89 unsigned int bits; in c6xdigio_pwm_write() local
115 unsigned int bits; in c6xdigio_encoder_read() local
120 val |= (bits << 0); in c6xdigio_encoder_read()
123 val |= (bits << 3); in c6xdigio_encoder_read()
126 val |= (bits << 6); in c6xdigio_encoder_read()
129 val |= (bits << 9); in c6xdigio_encoder_read()
132 val |= (bits << 12); in c6xdigio_encoder_read()
135 val |= (bits << 15); in c6xdigio_encoder_read()
138 val |= (bits << 18); in c6xdigio_encoder_read()
[all …]
/drivers/block/drbd/
A Ddrbd_vli.h209 bits += cur->bit; in bitstream_cursor_advance()
211 cur->bit = bits & 7; in bitstream_cursor_advance()
253 if (bits == 0) in bitstream_put_bits()
260 if (bits < 64) in bitstream_put_bits()
269 return bits; in bitstream_put_bits()
286 if (bits > 64) in bitstream_get_bits()
293 if (bits == 0) { in bitstream_get_bits()
312 val &= ~0ULL >> (64 - bits); in bitstream_get_bits()
317 return bits; in bitstream_get_bits()
333 if (bits <= 0) in vli_encode_bits()
[all …]
/drivers/staging/media/atomisp/pci/runtime/isys/src/
A Drx.c16 hrt_data bits = receiver_port_reg_load(RX0_ID, in ia_css_isys_rx_enable_all_interrupts() local
20 bits |= (1U << _HRT_CSS_RECEIVER_IRQ_OVERRUN_BIT) | in ia_css_isys_rx_enable_all_interrupts()
40 _HRT_CSS_RECEIVER_IRQ_ENABLE_REG_IDX, bits); in ia_css_isys_rx_enable_all_interrupts()
94 unsigned int bits; in ia_css_isys_rx_get_irq_info() local
97 bits = ia_css_isys_rx_get_interrupt_reg(port); in ia_css_isys_rx_get_irq_info()
126 if (bits & (1U << _HRT_CSS_RECEIVER_IRQ_ERR_ID_BIT)) in ia_css_isys_rx_translate_irq_infos()
158 hrt_data bits = receiver_port_reg_load(RX0_ID, in ia_css_isys_rx_clear_irq_info() local
164 bits |= 1U << _HRT_CSS_RECEIVER_IRQ_OVERRUN_BIT; in ia_css_isys_rx_clear_irq_info()
182 bits |= 1U << _HRT_CSS_RECEIVER_IRQ_ERR_CRC_BIT; in ia_css_isys_rx_clear_irq_info()
184 bits |= 1U << _HRT_CSS_RECEIVER_IRQ_ERR_ID_BIT; in ia_css_isys_rx_clear_irq_info()
[all …]
/drivers/iio/adc/
A Dmax1363.c142 u8 bits; member
1092 .bits = 8,
1102 .bits = 8,
1112 .bits = 8,
1122 .bits = 8,
1212 .bits = 8,
1222 .bits = 8,
1232 .bits = 8,
1242 .bits = 8,
1252 .bits = 8,
[all …]
A Dti-ads7950.c148 .realbits = bits, \
150 .shift = 12 - (bits), \
157 TI_ADS7950_V_CHAN(0, bits), \
158 TI_ADS7950_V_CHAN(1, bits), \
159 TI_ADS7950_V_CHAN(2, bits), \
160 TI_ADS7950_V_CHAN(3, bits), \
166 TI_ADS7950_V_CHAN(0, bits), \
167 TI_ADS7950_V_CHAN(1, bits), \
168 TI_ADS7950_V_CHAN(2, bits), \
169 TI_ADS7950_V_CHAN(3, bits), \
[all …]
A Dad7923.c47 #define EXTRACT(val, dec, bits) (((val) >> (dec)) & ((1 << (bits)) - 1)) argument
104 AD7923_V_CHAN(0, bits), \
105 AD7923_V_CHAN(1, bits), \
106 AD7923_V_CHAN(2, bits), \
107 AD7923_V_CHAN(3, bits), \
113 AD7923_V_CHAN(0, bits), \
114 AD7923_V_CHAN(1, bits), \
115 AD7923_V_CHAN(2, bits), \
116 AD7923_V_CHAN(3, bits), \
117 AD7923_V_CHAN(4, bits), \
[all …]
A Dad7476.c166 #define _AD7476_CHAN(bits, _shift, _info_mask_sep) \ argument
174 .realbits = (bits), \
181 #define ADC081S_CHAN(bits) _AD7476_CHAN((bits), 12 - (bits), \ argument
183 #define AD7476_CHAN(bits) _AD7476_CHAN((bits), 13 - (bits), \ argument
185 #define AD7940_CHAN(bits) _AD7476_CHAN((bits), 15 - (bits), \ argument
187 #define AD7091R_CHAN(bits) _AD7476_CHAN((bits), 16 - (bits), 0) argument
188 #define AD7091R_CONVST_CHAN(bits) _AD7476_CHAN((bits), 16 - (bits), \ argument
190 #define ADS786X_CHAN(bits) _AD7476_CHAN((bits), 12 - (bits), \ argument
/drivers/iio/dac/
A Dad5686.c201 .realbits = (bits), \
210 AD5868_CHANNEL(0, 0, bits, _shift), \
215 AD5868_CHANNEL(0, 1, bits, _shift), \
216 AD5868_CHANNEL(1, 8, bits, _shift), \
221 AD5868_CHANNEL(0, 1, bits, _shift), \
222 AD5868_CHANNEL(1, 2, bits, _shift), \
223 AD5868_CHANNEL(2, 4, bits, _shift), \
224 AD5868_CHANNEL(3, 8, bits, _shift), \
229 AD5868_CHANNEL(0, 0, bits, _shift), \
230 AD5868_CHANNEL(1, 1, bits, _shift), \
[all …]
/drivers/spi/
A Dspi-bitbang-txrx.h51 u32 word, u8 bits) in bitbang_txrx_be_cpha0() argument
55 u32 oldbit = (!(word & (1<<(bits-1)))) << 31; in bitbang_txrx_be_cpha0()
57 for (word <<= (32 - bits); likely(bits); bits--) { in bitbang_txrx_be_cpha0()
83 u32 word, u8 bits) in bitbang_txrx_be_cpha1() argument
89 for (word <<= (32 - bits); likely(bits); bits--) { in bitbang_txrx_be_cpha1()
115 u32 word, u8 bits) in bitbang_txrx_le_cpha0() argument
119 u8 rxbit = bits - 1; in bitbang_txrx_le_cpha0()
122 for (; likely(bits); bits--) { in bitbang_txrx_le_cpha0()
148 u32 word, u8 bits) in bitbang_txrx_le_cpha1() argument
152 u8 rxbit = bits - 1; in bitbang_txrx_le_cpha1()
[all …]
A Dspi-gpio.c107 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_txrx_word_mode0() argument
110 return bitbang_txrx_le_cpha0(spi, nsecs, 0, flags, word, bits); in spi_gpio_txrx_word_mode0()
112 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits); in spi_gpio_txrx_word_mode0()
116 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_txrx_word_mode1() argument
119 return bitbang_txrx_le_cpha1(spi, nsecs, 0, flags, word, bits); in spi_gpio_txrx_word_mode1()
125 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_txrx_word_mode2() argument
134 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_txrx_word_mode3() argument
153 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_spec_txrx_word_mode0() argument
163 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_spec_txrx_word_mode1() argument
173 unsigned int nsecs, u32 word, u8 bits, unsigned int flags) in spi_gpio_spec_txrx_word_mode2() argument
[all …]
/drivers/gpu/drm/amd/display/dc/
A Ddc_dp_types.h212 } bits; member
220 } bits; member
230 } bits; member
240 } bits; member
248 } bits; member
258 } bits; member
272 } bits; member
286 } bits; member
295 } bits; member
309 } bits; member
[all …]
/drivers/gpu/drm/nouveau/nvkm/engine/disp/
A Duconn.c34 nvkm_uconn_uevent_gsp(struct nvkm_object *object, u64 token, u32 bits) in nvkm_uconn_uevent_gsp() argument
40 if (bits & NVKM_DPYID_PLUG) in nvkm_uconn_uevent_gsp()
42 if (bits & NVKM_DPYID_UNPLUG) in nvkm_uconn_uevent_gsp()
44 if (bits & NVKM_DPYID_IRQ) in nvkm_uconn_uevent_gsp()
57 if (bits & NVKM_I2C_PLUG) in nvkm_uconn_uevent_aux()
59 if (bits & NVKM_I2C_UNPLUG) in nvkm_uconn_uevent_aux()
61 if (bits & NVKM_I2C_IRQ) in nvkm_uconn_uevent_aux()
74 if (bits & NVKM_GPIO_HI) in nvkm_uconn_uevent_gpio()
76 if (bits & NVKM_GPIO_LO) in nvkm_uconn_uevent_gpio()
102 u64 bits = 0; in nvkm_uconn_uevent() local
[all …]
/drivers/pmdomain/imx/
A Dgpcv2.c293 } bits; member
353 domain->bits.pxx, domain->bits.pxx); in imx_pgc_power_up()
382 domain->bits.hskreq, domain->bits.hskreq); in imx_pgc_power_up()
465 domain->bits.pxx, domain->bits.pxx); in imx_pgc_power_down()
939 .bits = {
950 .bits = {
961 .bits = {
972 .bits = {
983 .bits = {
997 .bits = {
[all …]
/drivers/net/wireguard/
A Dallowedips.c15 if (bits == 32) { in swap_endian()
17 } else if (bits == 128) { in swap_endian()
24 u8 cidr, u8 bits) in copy_and_assign_cidr() argument
32 node->bitlen = bits; in copy_and_assign_cidr()
33 memcpy(node->bits, src, bits / 8U); in copy_and_assign_cidr()
88 u8 bits) in common_bits() argument
90 if (bits == 32) in common_bits()
92 else if (bits == 128) in common_bits()
100 u8 bits) in prefix_matches() argument
119 if (node->cidr == bits) in find_node()
[all …]
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_dp_irq_handler.c74 if (!lane_status.bits.CHANNEL_EQ_DONE_0 || in dp_parse_link_loss_status()
75 !lane_status.bits.CR_DONE_0 || in dp_parse_link_loss_status()
76 !lane_status.bits.SYMBOL_LOCKED_0) { in dp_parse_link_loss_status()
136 if (psr_configuration.bits.ENABLE) { in handle_hpd_irq_psr_sink()
153 if (psr_error_status.bits.LINK_CRC_ERROR || in handle_hpd_irq_psr_sink()
154 psr_error_status.bits.RFB_STORAGE_ERROR || in handle_hpd_irq_psr_sink()
155 psr_error_status.bits.VSC_SDP_ERROR) { in handle_hpd_irq_psr_sink()
225 if (replay_error_status.bits.LINK_CRC_ERROR || in handle_hpd_irq_replay_sink()
226 replay_configuration.bits.DESYNC_ERROR_STATUS || in handle_hpd_irq_replay_sink()
453 device_service_clear.bits.AUTOMATED_TEST = 1; in dp_handle_hpd_rx_irq()
[all …]
/drivers/clk/at91/
A Dsckc.c34 const struct clk_slow_bits *bits; member
43 const struct clk_slow_bits *bits; member
53 const struct clk_slow_bits *bits; member
64 const struct clk_slow_bits *bits; member
76 if (tmp & (osc->bits->cr_osc32byp | osc->bits->cr_osc32en)) in clk_slow_osc_prepare()
95 if (tmp & osc->bits->cr_osc32byp) in clk_slow_osc_unprepare()
148 osc->bits = bits; in at91_clk_register_slow_osc()
254 osc->bits = bits; in at91_clk_register_slow_rc_osc()
347 slowck->bits = bits; in at91_clk_register_sam9x5_slow()
388 rc_osc_startup_us, bits); in at91sam9x5_sckc_register()
[all …]
/drivers/video/fbdev/core/
A Dfb_draw.h24 unsigned int bits = (unsigned int)adr->bits + offset; in fb_address_forward() local
26 adr->bits = bits & (BITS_PER_LONG - 1u); in fb_address_forward()
27 adr->address += (bits & ~(BITS_PER_LONG - 1u)) / BITS_PER_BYTE; in fb_address_forward()
33 int bits = adr->bits - (int)offset; in fb_address_backward() local
35 adr->bits = bits & (BITS_PER_LONG - 1); in fb_address_backward()
36 if (bits < 0) in fb_address_backward()
37 adr->address -= (adr->bits - bits) / BITS_PER_BYTE; in fb_address_backward()
39 adr->address += (bits - adr->bits) / BITS_PER_BYTE; in fb_address_backward()
A Dfb_copyarea.h166 int end = dst->bits + width; in fb_copy_fwd()
172 shift = dst->bits - src->bits; in fb_copy_fwd()
244 if (src->bits + width in fb_copy_fwd()
266 shift = dst->bits - src->bits; in fb_copy_rev()
277 if (src->bits > left) in fb_copy_rev()
282 if (src->bits + end - dst->bits > BITS_PER_LONG) in fb_copy_rev()
341 if (src->bits > left) in fb_copy_rev()
356 int move = src->bits < dst->bits ? -1 : 0; in fb_copy()
366 int move = src->bits > dst->bits ? 1 : 0; in fb_copy()
396 if (src.bits == dst.bits) in fb_copyarea()
[all …]
/drivers/gpu/drm/tegra/
A Dhda.c14 unsigned int mul, div, bits, channels; in tegra_hda_parse_format() local
33 fmt->bits = 8; in tegra_hda_parse_format()
37 fmt->bits = 16; in tegra_hda_parse_format()
41 fmt->bits = 20; in tegra_hda_parse_format()
45 fmt->bits = 24; in tegra_hda_parse_format()
49 fmt->bits = 32; in tegra_hda_parse_format()
53 bits = (format & AC_FMT_BITS_MASK) >> AC_FMT_BITS_SHIFT; in tegra_hda_parse_format()
54 WARN(1, "invalid number of bits: %#x\n", bits); in tegra_hda_parse_format()
55 fmt->bits = 8; in tegra_hda_parse_format()
/drivers/net/ethernet/brocade/bna/
A Dbna_hw_defs.h88 (_bna)->bits.mbox_status_bits = (__HFN_INT_MBOX_LPU0 | \
90 (_bna)->bits.mbox_mask_bits = (__HFN_INT_MBOX_LPU0 | \
93 (_bna)->bits.error_mask_bits = (__HFN_INT_ERR_MASK); \
94 (_bna)->bits.halt_status_bits = __HFN_INT_LL_HALT; \
95 (_bna)->bits.halt_mask_bits = __HFN_INT_LL_HALT; \
115 (_bna)->bits.halt_mask_bits = __HFN_INT_CPQ_HALT_CT2; \
139 ((_intr_status) & (_bna)->bits.mbox_status_bits)
142 ((_intr_status) & (_bna)->bits.halt_status_bits)
145 ((_intr_status) & (_bna)->bits.error_status_bits)
175 writel((mask | (bna)->bits.mbox_mask_bits | \
[all …]
/drivers/gpu/drm/nouveau/nvkm/core/
A Devent.c70 nvkm_event_put(ntfy->event, ntfy->bits, ntfy->id); in nvkm_event_ntfy_state()
73 nvkm_event_get(ntfy->event, ntfy->bits, ntfy->id); in nvkm_event_ntfy_state()
121 nvkm_trace(ntfy->event->subdev, "event: ntfy allow %08x on %d\n", ntfy->bits, ntfy->id); in nvkm_event_ntfy_allow()
138 nvkm_trace(event->subdev, "event: ntfy del %08x on %d\n", ntfy->bits, ntfy->id); in nvkm_event_ntfy_del()
149 nvkm_trace(event->subdev, "event: ntfy add %08x on %d wait:%d\n", id, bits, wait); in nvkm_event_ntfy_add()
153 ntfy->bits = bits; in nvkm_event_ntfy_add()
164 nvkm_event_ntfy_valid(struct nvkm_event *event, int id, u32 bits) in nvkm_event_ntfy_valid() argument
170 nvkm_event_ntfy(struct nvkm_event *event, int id, u32 bits) in nvkm_event_ntfy() argument
178 nvkm_trace(event->subdev, "event: ntfy %08x on %d\n", bits, id); in nvkm_event_ntfy()
182 if (ntfy->id == id && ntfy->bits & bits) { in nvkm_event_ntfy()
[all …]
/drivers/gpu/drm/amd/display/dc/dsc/
A Ddc_dsc.c551 dsc_enc_caps->slice_caps.bits.NUM_SLICES_2 |= single_dsc_enc_caps->slice_caps.bits.NUM_SLICES_1; in build_dsc_enc_combined_slice_caps()
554 dsc_enc_caps->slice_caps.bits.NUM_SLICES_4 |= single_dsc_enc_caps->slice_caps.bits.NUM_SLICES_2; in build_dsc_enc_combined_slice_caps()
557 dsc_enc_caps->slice_caps.bits.NUM_SLICES_8 |= single_dsc_enc_caps->slice_caps.bits.NUM_SLICES_4; in build_dsc_enc_combined_slice_caps()
572 dsc_enc_caps->slice_caps.bits.NUM_SLICES_4 |= single_dsc_enc_caps->slice_caps.bits.NUM_SLICES_1; in build_dsc_enc_combined_slice_caps()
575 dsc_enc_caps->slice_caps.bits.NUM_SLICES_8 |= single_dsc_enc_caps->slice_caps.bits.NUM_SLICES_2; in build_dsc_enc_combined_slice_caps()
707 dsc_sink_caps->slice_caps1.bits.NUM_SLICES_1 && dsc_enc_caps->slice_caps.bits.NUM_SLICES_1; in intersect_dsc_caps()
709 dsc_sink_caps->slice_caps1.bits.NUM_SLICES_2 && dsc_enc_caps->slice_caps.bits.NUM_SLICES_2; in intersect_dsc_caps()
711 dsc_sink_caps->slice_caps1.bits.NUM_SLICES_4 && dsc_enc_caps->slice_caps.bits.NUM_SLICES_4; in intersect_dsc_caps()
713 dsc_sink_caps->slice_caps1.bits.NUM_SLICES_8 && dsc_enc_caps->slice_caps.bits.NUM_SLICES_8; in intersect_dsc_caps()
715 dsc_sink_caps->slice_caps1.bits.NUM_SLICES_12 && dsc_enc_caps->slice_caps.bits.NUM_SLICES_12; in intersect_dsc_caps()
[all …]
/drivers/media/rc/
A Dir-imon-decoder.c43 if (imon->bits == 0x299115b7) in ir_imon_decode_scancode()
50 buf = imon->bits >> 16; in ir_imon_decode_scancode()
53 if (imon->bits & 0x02000000) in ir_imon_decode_scancode()
55 buf = imon->bits >> 8; in ir_imon_decode_scancode()
58 if (imon->bits & 0x01000000) in ir_imon_decode_scancode()
63 imon->bits = rel_y > 0 ? in ir_imon_decode_scancode()
67 imon->bits = rel_x > 0 ? in ir_imon_decode_scancode()
77 (imon->bits & 0x00010000) != 0); in ir_imon_decode_scancode()
133 data->bits = 0; in ir_imon_decode()
145 data->bits <<= 1; in ir_imon_decode()
[all …]
/drivers/net/ethernet/ti/
A Dcpsw_ale.c24 #define BITMASK(bits) (BIT(bits) - 1) argument
270 u32 bits; in cpsw_ale_entry_get_fld() local
295 u32 bits; in cpsw_ale_entry_set_fld() local
912 int bits; member
922 .bits = 1,
930 .bits = 1,
938 .bits = 1,
946 .bits = 1,
954 .bits = 1,
962 .bits = 1,
[all …]

Completed in 90 milliseconds

12345678910>>...39