Home
last modified time | relevance | path

Searched refs:ccr (Results 1 – 24 of 24) sorted by relevance

/drivers/net/can/sja1000/
A Dpeak_pcmcia.c140 u8 ccr; member
223 if (card->ccr == v) in pcan_write_reg()
225 card->ccr = v; in pcan_write_reg()
343 u8 ccr = card->ccr; in pcan_set_leds() local
380 u8 ccr; in pcan_led_timer() local
382 ccr = card->ccr; in pcan_led_timer()
386 ccr |= PCC_CCR_LED_ON_CHAN(i); in pcan_led_timer()
396 ccr |= PCC_CCR_LED_SLOW_CHAN(i); in pcan_led_timer()
517 u8 ccr = PCC_CCR_INIT; in pcan_add_channels() local
520 card->ccr = ~ccr; in pcan_add_channels()
[all …]
/drivers/mtd/nand/raw/
A Dndfc.c44 uint32_t ccr; in ndfc_select_chip() local
47 ccr = in_be32(ndfc->ndfcbase + NDFC_CCR); in ndfc_select_chip()
49 ccr &= ~NDFC_CCR_BS_MASK; in ndfc_select_chip()
52 ccr |= NDFC_CCR_RESET_CE; in ndfc_select_chip()
53 out_be32(ndfc->ndfcbase + NDFC_CCR, ccr); in ndfc_select_chip()
78 uint32_t ccr; in ndfc_enable_hwecc() local
81 ccr = in_be32(ndfc->ndfcbase + NDFC_CCR); in ndfc_enable_hwecc()
82 ccr |= NDFC_CCR_RESET_ECC; in ndfc_enable_hwecc()
189 u32 ccr; in ndfc_probe() local
219 ccr = NDFC_CCR_BS(ndfc->chip_select); in ndfc_probe()
[all …]
/drivers/spi/
A Dspi-mpc512x-psc.c90 u32 ccr; in mpc512x_psc_spi_activate_cs() local
113 ccr = in_be32(psc_addr(mps, ccr)); in mpc512x_psc_spi_activate_cs()
114 ccr &= 0xFF000000; in mpc512x_psc_spi_activate_cs()
120 ccr |= (((bclkdiv & 0xff) << 16) | (((bclkdiv >> 8) & 0xff) << 8)); in mpc512x_psc_spi_activate_cs()
121 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_activate_cs()
388 u32 ccr; in mpc512x_psc_spi_port_config() local
416 ccr = in_be32(psc_addr(mps, ccr)); in mpc512x_psc_spi_port_config()
417 ccr &= 0xFF000000; in mpc512x_psc_spi_port_config()
420 ccr |= (((bclkdiv & 0xff) << 16) | (((bclkdiv >> 8) & 0xff) << 8)); in mpc512x_psc_spi_port_config()
421 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_port_config()
A Dspi-mpc52xx-psc.c66 u16 ccr; in mpc52xx_psc_spi_activate_cs() local
90 ccr = in_be16((u16 __iomem *)&psc->ccr); in mpc52xx_psc_spi_activate_cs()
91 ccr &= 0xFF00; in mpc52xx_psc_spi_activate_cs()
93 ccr |= (MCLK / cs->speed_hz - 1) & 0xFF; in mpc52xx_psc_spi_activate_cs()
95 ccr |= (MCLK / 1000000 - 1) & 0xFF; in mpc52xx_psc_spi_activate_cs()
96 out_be16((u16 __iomem *)&psc->ccr, ccr); in mpc52xx_psc_spi_activate_cs()
269 out_be16((u16 __iomem *)&psc->ccr, 0x070F); /* default SPI Clk 1MHz */ in mpc52xx_psc_spi_port_config()
A Dspi-stm32-qspi.c362 u32 ccr, cr; in stm32_qspi_send() local
375 ccr = qspi->fmode; in stm32_qspi_send()
376 ccr |= FIELD_PREP(CCR_INST_MASK, op->cmd.opcode); in stm32_qspi_send()
377 ccr |= FIELD_PREP(CCR_IMODE_MASK, in stm32_qspi_send()
381 ccr |= FIELD_PREP(CCR_ADMODE_MASK, in stm32_qspi_send()
383 ccr |= FIELD_PREP(CCR_ADSIZE_MASK, op->addr.nbytes - 1); in stm32_qspi_send()
387 ccr |= FIELD_PREP(CCR_DCYC_MASK, in stm32_qspi_send()
391 ccr |= FIELD_PREP(CCR_DMODE_MASK, in stm32_qspi_send()
395 writel_relaxed(ccr, qspi->io_base + QSPI_CCR); in stm32_qspi_send()
A Dspi-stm32-ospi.c440 u32 ccr, cr, dcr2, tcr; in stm32_ospi_send() local
464 ccr = FIELD_PREP(CCR_IMODE_MASK, stm32_ospi_get_mode(op->cmd.buswidth)); in stm32_ospi_send()
467 ccr |= FIELD_PREP(CCR_ADMODE_MASK, in stm32_ospi_send()
469 ccr |= FIELD_PREP(CCR_ADSIZE_MASK, op->addr.nbytes - 1); in stm32_ospi_send()
480 ccr |= FIELD_PREP(CCR_DMODE_MASK, in stm32_ospi_send()
484 writel_relaxed(ccr, regs_base + OSPI_CCR); in stm32_ospi_send()
/drivers/rtc/
A Drtc-isl12026.c206 u8 ccr[8]; in isl12026_rtc_read_time() local
243 msgs[1].len = sizeof(ccr); in isl12026_rtc_read_time()
244 msgs[1].buf = ccr; in isl12026_rtc_read_time()
253 tm->tm_sec = bcd2bin(ccr[0] & 0x7F); in isl12026_rtc_read_time()
254 tm->tm_min = bcd2bin(ccr[1] & 0x7F); in isl12026_rtc_read_time()
255 if (ccr[2] & ISL12026_REG_HR_MIL) in isl12026_rtc_read_time()
259 ((ccr[2] & 0x20) ? 12 : 0); in isl12026_rtc_read_time()
260 tm->tm_mday = bcd2bin(ccr[3] & 0x3F); in isl12026_rtc_read_time()
262 tm->tm_year = bcd2bin(ccr[5]); in isl12026_rtc_read_time()
263 if (bcd2bin(ccr[7]) == 20) in isl12026_rtc_read_time()
[all …]
A Drtc-xgene.c79 u32 ccr; in xgene_rtc_alarm_irq_enable() local
81 ccr = readl(pdata->csr_base + RTC_CCR); in xgene_rtc_alarm_irq_enable()
83 ccr &= ~RTC_CCR_MASK; in xgene_rtc_alarm_irq_enable()
84 ccr |= RTC_CCR_IE; in xgene_rtc_alarm_irq_enable()
86 ccr &= ~RTC_CCR_IE; in xgene_rtc_alarm_irq_enable()
87 ccr |= RTC_CCR_MASK; in xgene_rtc_alarm_irq_enable()
89 writel(ccr, pdata->csr_base + RTC_CCR); in xgene_rtc_alarm_irq_enable()
A Drtc-armada38x.c400 unsigned long ccr, flags; in armada38x_rtc_read_offset() local
404 ccr = rtc->data->read_rtc_reg(rtc, RTC_CCR); in armada38x_rtc_read_offset()
407 ppb_cor = (ccr & RTC_CCR_MODE ? 3815 : 954) * (s8)ccr; in armada38x_rtc_read_offset()
417 unsigned long ccr = 0; in armada38x_rtc_set_offset() local
436 ccr = RTC_CCR_MODE; in armada38x_rtc_set_offset()
444 ccr |= (off & 0x3fff) ^ 0x2000; in armada38x_rtc_set_offset()
445 rtc_delayed_write(ccr, rtc, RTC_CCR); in armada38x_rtc_set_offset()
A Drtc-asm9260.c249 u32 ccr; in asm9260_rtc_probe() local
276 ccr = ioread32(priv->iobase + HW_CCR); in asm9260_rtc_probe()
278 if ((ccr & (BM_CLKEN | BM_CTCRST)) != BM_CLKEN) { in asm9260_rtc_probe()
280 ccr = 0; in asm9260_rtc_probe()
283 iowrite32(BM_CLKEN | ccr, priv->iobase + HW_CCR); in asm9260_rtc_probe()
/drivers/dma/
A Dtxx9dmac.h167 u32 ccr; member
239 return (dc->ccr & TXX9_DMA_CCR_INTENT) != 0; in txx9dmac_chan_INTENT()
244 dc->ccr |= TXX9_DMA_CCR_INTENT; in txx9dmac_chan_set_INTENT()
254 dc->ccr |= TXX9_DMA_CCR_SMPCHN; in txx9dmac_chan_set_SMPCHN()
259 u32 sair, u32 dair, u32 ccr) in txx9dmac_desc_set_nosimple() argument
289 u32 sai, u32 dai, u32 ccr) in txx9dmac_desc_set_nosimple() argument
294 desc->hwdesc.CCR = ccr; in txx9dmac_desc_set_nosimple()
298 desc->hwdesc32.CCR = ccr; in txx9dmac_desc_set_nosimple()
A Dpl330.c237 #define BRST_LEN(ccr) ((((ccr) >> CC_SRCBRSTLEN_SHFT) & 0xf) + 1) argument
238 #define BRST_SIZE(ccr) (1 << (((ccr) >> CC_SRCBRSTSIZE_SHFT) & 0x7)) argument
240 #define BYTE_TO_BURST(b, ccr) ((b) / BRST_SIZE(ccr) / BRST_LEN(ccr)) argument
241 #define BURST_TO_BYTE(c, ccr) ((c) * BRST_SIZE(ccr) * BRST_LEN(ccr)) argument
551 u32 ccr; member
1376 u32 ccr = pxs->ccr; in _setup_loops() local
1379 BRST_SIZE(ccr); in _setup_loops()
1439 u32 ccr = 0; in _prepare_ccr() local
1466 return ccr; in _prepare_ccr()
1481 u32 ccr; in pl330_submit_req() local
[all …]
A Dtxx9dmac.c365 channel64_writel(dc, CCR, dc->ccr); in txx9dmac_dostart()
386 channel32_writel(dc, CCR, dc->ccr); in txx9dmac_dostart()
391 channel32_writel(dc, CCR, dc->ccr); in txx9dmac_dostart()
759 dc->ccr | TXX9_DMA_CCR_XFACT); in txx9dmac_prep_dma_memcpy()
765 dc->ccr | TXX9_DMA_CCR_XFACT); in txx9dmac_prep_dma_memcpy()
867 dc->ccr | TXX9_DMA_CCR_XFACT); in txx9dmac_prep_slave_sg()
1001 dc->ccr = TXX9_DMA_CCR_IMMCHN | TXX9_DMA_CCR_INTENE | CCR_LE; in txx9dmac_alloc_chan_resources()
1003 if (!txx9_dma_have_SMPCHN() || (dc->ccr & TXX9_DMA_CCR_SMPCHN)) in txx9dmac_alloc_chan_resources()
1004 dc->ccr |= TXX9_DMA_CCR_INTENC; in txx9dmac_alloc_chan_resources()
1008 dc->ccr |= TXX9_DMA_CCR_XFSZ_X8; in txx9dmac_alloc_chan_resources()
[all …]
/drivers/dma/stm32/
A Dstm32-mdma.c224 u32 ccr; member
407 u32 ccr, cisr, id, reg; in stm32_mdma_disable_chan() local
417 if (ccr & STM32_MDMA_CCR_EN) { in stm32_mdma_disable_chan()
484 u32 ccr, ctcr, ctbr, tlen; in stm32_mdma_set_xfer_param() local
665 *mdma_ccr = ccr; in stm32_mdma_set_xfer_param()
779 desc->ccr = ccr; in stm32_mdma_setup_xfer()
852 u32 ccr, ctcr, ctbr, count; in stm32_mdma_prep_dma_cyclic() local
903 desc->ccr = ccr; in stm32_mdma_prep_dma_cyclic()
976 ccr |= STM32_MDMA_CCR_TEIE; in stm32_mdma_prep_dma_memcpy()
1108 desc->ccr = ccr; in stm32_mdma_prep_dma_memcpy()
[all …]
A Dstm32-dma3.c271 u32 ccr; member
423 swdesc->ccr = 0; in stm32_dma3_chan_desc_alloc()
430 swdesc->ccr &= ~CCR_LAP; in stm32_dma3_chan_desc_alloc()
770 u32 csr, ccr; in stm32_dma3_chan_start() local
814 ccr |= CCR_SUSP; in stm32_dma3_chan_suspend()
816 ccr &= ~CCR_SUSP; in stm32_dma3_chan_suspend()
971 u32 ccr; in stm32_dma3_chan_stop() local
980 if (!(ccr & CCR_SUSP) && (ccr & CCR_EN)) { in stm32_dma3_chan_stop()
1010 u32 misr, csr, ccr; in stm32_dma3_chan_irq() local
1056 csr &= (ccr | CCR_HTIE); in stm32_dma3_chan_irq()
[all …]
A Dstm32-dmamux.c45 u32 ccr[STM32_DMAMUX_MAX_DMA_REQUESTS]; /* Used to backup CCR register member
340 stm32_dmamux->ccr[i] = stm32_dmamux_read(stm32_dmamux->iomem, in stm32_dmamux_suspend()
366 stm32_dmamux->ccr[i]); in stm32_dmamux_resume()
/drivers/dma/ti/
A Domap-dma.c67 uint32_t ccr; member
121 uint32_t ccr; /* CCR value */ member
746 c->ccr |= c->dma_ch + 1; in omap_dma_alloc_chan_resources()
751 c->ccr = c->dma_sig & 0x1f; in omap_dma_alloc_chan_resources()
936 if (!(ccr & CCR_ENABLE)) { in omap_dma_tx_status()
1029 d->ccr = c->ccr | CCR_SYNC_FRAME; in omap_dma_prep_slave_sg()
1077 d->ccr |= CCR_TRIGGER_SRC; in omap_dma_prep_slave_sg()
1194 d->ccr = c->ccr; in omap_dma_prep_dma_cyclic()
1215 d->ccr |= CCR_SYNC_PACKET; in omap_dma_prep_dma_cyclic()
1265 d->ccr = c->ccr; in omap_dma_prep_dma_memcpy()
[all …]
/drivers/pwm/
A Dpwm-stm32.c59 u32 ccr; member
71 u64 ccr, duty; in stm32_pwm_round_waveform_tohw() local
155 wfhw->ccr = 0; in stm32_pwm_round_waveform_tohw()
177 ccr = wfhw->arr + 1 - duty; in stm32_pwm_round_waveform_tohw()
179 ccr = duty; in stm32_pwm_round_waveform_tohw()
182 wfhw->ccr = min_t(u64, ccr, wfhw->arr + 1); in stm32_pwm_round_waveform_tohw()
187 rate, wfhw->ccer, wfhw->psc, wfhw->arr, wfhw->ccr); in stm32_pwm_round_waveform_tohw()
286 if (wfhw->ccr > wfhw->arr + 1) in stm32_pwm_read_waveform()
287 wfhw->ccr = wfhw->arr + 1; in stm32_pwm_read_waveform()
478 u32 ccen, ccr; in stm32_pwm_raw_capture() local
[all …]
/drivers/net/phy/qcom/
A Dat803x.c201 int ccr = __phy_read(phydev, AT803X_REG_CHIP_CONFIG); in at803x_read_page() local
203 if (ccr < 0) in at803x_read_page()
204 return ccr; in at803x_read_page()
206 if (ccr & AT803X_BT_BX_REG_SEL) in at803x_read_page()
852 int ccr; in at8031_probe() local
868 ccr = phy_read(phydev, AT803X_REG_CHIP_CONFIG); in at8031_probe()
869 if (ccr < 0) in at8031_probe()
870 return ccr; in at8031_probe()
871 mode_cfg = ccr & AT803X_MODE_CFG_MASK; in at8031_probe()
/drivers/pcmcia/
A Dpxa2xx_sharpsl.c110 unsigned short cpr, ncpr, ccr, nccr, mcr, nmcr, imr, nimr; in sharpsl_pcmcia_configure_socket() local
130 nccr = (ccr = read_scoop_reg(scoop, SCOOP_CCR)) & ~0x0080; in sharpsl_pcmcia_configure_socket()
167 if (ccr != nccr) in sharpsl_pcmcia_configure_socket()
/drivers/iio/adc/
A Dstm32-adc-core.c56 u32 ccr; member
312 .ccr = STM32F4_ADC_CCR,
322 .ccr = STM32H7_ADC_CCR,
332 .ccr = STM32H7_ADC_CCR,
570 writel_relaxed(priv->ccr_bak, priv->common.base + priv->cfg->regs->ccr); in stm32_adc_core_hw_start()
592 priv->ccr_bak = readl_relaxed(priv->common.base + priv->cfg->regs->ccr); in stm32_adc_core_hw_stop()
/drivers/i2c/busses/
A Di2c-stm32f4.c228 u32 ccr = 0; in stm32f4_i2c_set_speed_mode() local
269 ccr |= STM32F4_I2C_CCR_FS; in stm32f4_i2c_set_speed_mode()
272 ccr |= STM32F4_I2C_CCR_CCR(val); in stm32f4_i2c_set_speed_mode()
273 writel_relaxed(ccr, i2c_dev->base + STM32F4_I2C_CCR); in stm32f4_i2c_set_speed_mode()
/drivers/hsi/controllers/
A Domap_ssi_port.c210 u16 ccr; in ssi_start_dma() local
235 ccr = msg->channel + 0x10 + (port->num * 8); /* Sync */ in ssi_start_dma()
236 ccr |= SSI_DST_AMODE_POSTINC | SSI_SRC_AMODE_CONST | in ssi_start_dma()
252 ccr = (msg->channel + 1 + (port->num * 8)) & 0xf; /* Sync */ in ssi_start_dma()
253 ccr |= SSI_SRC_AMODE_POSTINC | SSI_DST_AMODE_CONST | in ssi_start_dma()
260 lch, csdp, ccr, s_addr, d_addr); in ssi_start_dma()
274 writew(ccr, gdd + SSI_GDD_CCR_REG(lch)); in ssi_start_dma()
/drivers/video/fbdev/
A Dcg14.c102 u8 ccr; /* Clock Control Reg */ member
136 u8 ccr; /* Cursor Control Reg */ member

Completed in 84 milliseconds