Home
last modified time | relevance | path

Searched refs:cell_size (Results 1 – 9 of 9) sorted by relevance

/drivers/mfd/
A Dmt6397-core.c286 int cell_size; member
294 .cell_size = ARRAY_SIZE(mt6323_devs),
302 .cell_size = ARRAY_SIZE(mt6328_devs),
310 .cell_size = ARRAY_SIZE(mt6357_devs),
318 .cell_size = ARRAY_SIZE(mt6331_mt6332_devs),
326 .cell_size = ARRAY_SIZE(mt6358_devs),
334 .cell_size = ARRAY_SIZE(mt6359_devs),
342 .cell_size = ARRAY_SIZE(mt6397_devs),
390 pmic_core->cells, pmic_core->cell_size, in mt6397_probe()
/drivers/net/ethernet/huawei/hinic/
A Dhinic_hw_api_cmd.c32 #define API_CMD_CELL_SIZE(cell_size) \ argument
33 (((cell_size) >= API_CMD_CELL_SIZE_MIN) ? \
34 (1 << (fls(cell_size - 1))) : API_CMD_CELL_SIZE_MIN)
473 u16 cell_size; in api_cmd_ctrl_init() local
478 cell_size = API_CMD_CELL_SIZE_VAL(chain->cell_size); in api_cmd_ctrl_init()
490 HINIC_API_CMD_CHAIN_CTRL_SET(cell_size, CELL_SIZE); in api_cmd_ctrl_init()
678 node = dma_alloc_coherent(&pdev->dev, chain->cell_size, &node_paddr, in api_cmd_create_cell()
716 dma_free_coherent(&pdev->dev, chain->cell_size, node, node_paddr); in api_cmd_create_cell()
739 node_size = chain->cell_size; in api_cmd_destroy_cell()
821 chain->cell_size = attr->cell_size; in api_chain_init()
[all …]
A Dhinic_hw_api_cmd.h130 u16 cell_size; member
177 u16 cell_size; member
/drivers/net/ethernet/mscc/
A Docelot_devlink.c526 .cell_size = OCELOT_BUFFER_CELL_SZ,
530 .cell_size = 1,
625 *p_threshold *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_port_pool_get()
657 threshold /= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_port_pool_set()
700 *p_threshold *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_tc_pool_bind_get()
747 threshold /= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_tc_pool_bind_set()
842 *p_cur *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_occ_port_pool_get()
843 *p_max *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_occ_port_pool_get()
875 *p_cur *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_occ_tc_port_bind_get()
876 *p_max *= ocelot_sb_pool[sb_index].cell_size; in ocelot_sb_occ_tc_port_bind_get()
/drivers/mtd/nand/raw/
A Dloongson1-nand-controller.c593 int cell_size = 0; in ls1x_nand_attach_chip() local
597 cell_size = 0x0; in ls1x_nand_attach_chip()
600 cell_size = 0x1; in ls1x_nand_attach_chip()
603 cell_size = 0x2; in ls1x_nand_attach_chip()
606 cell_size = 0x3; in ls1x_nand_attach_chip()
609 cell_size = 0x4; in ls1x_nand_attach_chip()
612 cell_size = 0x5; in ls1x_nand_attach_chip()
615 cell_size = 0x6; in ls1x_nand_attach_chip()
618 cell_size = 0x7; in ls1x_nand_attach_chip()
636 FIELD_PREP(LS1X_NAND_CELL_SIZE_MASK, cell_size)); in ls1x_nand_attach_chip()
/drivers/net/ethernet/mellanox/mlxsw/
A Dspectrum_buffers.c103 u32 cell_size; member
130 return mlxsw_sp->sb->cell_size * cells; in mlxsw_sp_cells_bytes()
135 return DIV_ROUND_UP(bytes, mlxsw_sp->sb->cell_size); in mlxsw_sp_bytes_cells()
755 u32 sb_cells = div_u64(mlxsw_sp->sb->sb_size, mlxsw_sp->sb->cell_size); in mlxsw_sp_sb_prs_init()
1270 mlxsw_sp->sb->cell_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, CELL_SIZE); in mlxsw_sp_buffers_init()
1277 mlxsw_sp->sb->cell_size; in mlxsw_sp_buffers_init()
1371 pool_info->cell_size = mlxsw_sp->sb->cell_size; in mlxsw_sp_sb_pool_get()
/drivers/net/ethernet/netronome/nfp/
A Dnfp_shared_buf.c51 pool_info->cell_size = unit_size; in nfp_shared_buf_pool_get()
/drivers/of/
A Dfdt.c55 int cell_size = sizeof(uint32_t)*(dt_root_addr_cells + dt_root_size_cells); in of_fdt_limit_memory() local
60 if (len > limit*cell_size) { in of_fdt_limit_memory()
61 len = limit*cell_size; in of_fdt_limit_memory()
/drivers/net/ethernet/ni/
A Dnixge.c1237 size_t cell_size; in nixge_get_nvmem_address() local
1244 mac = nvmem_cell_read(cell, &cell_size); in nixge_get_nvmem_address()

Completed in 28 milliseconds