Home
last modified time | relevance | path

Searched refs:channel_width (Results 1 – 18 of 18) sorted by relevance

/drivers/staging/rtl8723bs/include/
A Dhal_com_phycfg.h80 enum channel_width BandWidth, u8 Channel,
91 enum channel_width BandWidth, u8 Channel);
94 enum channel_width Bandwidth, u8 RfPath, u8 DataRate,
A Dhal_phy_cfg.h50 enum channel_width BandWidth, u8 Channel);
58 enum channel_width Bandwidth,
A Drtl8723b_rf.h15 enum channel_width Bandwidth);
A Drtw_rf.h80 enum channel_width { enum
A Dhal_data.h177 enum channel_width CurrentChannelBW;
A Dhal_intf.h244 void rtw_hal_set_chnl_bw(struct adapter *padapter, u8 channel, enum channel_width Bandwidth, u8 Off…
/drivers/gpu/drm/i915/display/
A Dintel_bw.c77 u8 channel_width; member
271 qi->channel_width = 64; in icl_get_qgv_points()
277 qi->channel_width = 32; in icl_get_qgv_points()
284 qi->channel_width = 16; in icl_get_qgv_points()
289 qi->channel_width = 32; in icl_get_qgv_points()
300 qi->channel_width = 64; in icl_get_qgv_points()
306 qi->channel_width = 32; in icl_get_qgv_points()
313 qi->channel_width = 32; in icl_get_qgv_points()
321 qi->channel_width = 16; in icl_get_qgv_points()
620 qi.channel_width, 8); in tgl_get_bw_info()
[all …]
/drivers/net/wireless/rsi/
A Drsi_91x_mgmt.c276 common->channel_width = BW_20MHZ; in rsi_set_default_parameters()
403 if (common->channel_width == BW_40MHZ) { in rsi_load_radio_caps()
428 common->channel_width == BW_20MHZ) in rsi_load_radio_caps()
1064 u8 prev_bw = common->channel_width; in rsi_band_check()
1075 common->channel_width = BW_20MHZ; in rsi_band_check()
1077 common->channel_width = BW_40MHZ; in rsi_band_check()
1080 if (common->channel_width) in rsi_band_check()
1085 if (common->channel_width) in rsi_band_check()
1161 if (common->channel_width == BW_40MHZ) in rsi_set_channel()
1162 chan_cfg->channel_width = 0x1; in rsi_set_channel()
[all …]
A Drsi_main.h262 u8 channel_width; member
A Drsi_mgmt.h405 u8 channel_width; member
/drivers/staging/rtl8723bs/hal/
A Drtl8723b_phycfg.c532 enum channel_width BandWidth, in PHY_GetTxPowerIndex()
579 struct adapter *Adapter, enum channel_width CurrentBW in phy_SetRegBW_8723B()
699 enum channel_width ChnlWidth, in PHY_HandleSwChnlAndSetBW8723B()
708 enum channel_width tmpBW = pHalData->CurrentChannelBW; in PHY_HandleSwChnlAndSetBW8723B()
772 enum channel_width Bandwidth, in PHY_SetSwChnlBWMode8723B()
A Drtl8723b_rf6052.c58 struct adapter *Adapter, enum channel_width Bandwidth in PHY_RF6052SetBandwidth8723B()
A Dhal_com_phycfg.c455 enum channel_width BandWidth, in PHY_GetTxPowerIndexBase()
623 enum channel_width BandWidth, in PHY_SetTxPowerIndexByRateArray()
656 static s16 get_bandwidth_idx(const enum channel_width bandwidth) in get_bandwidth_idx()
685 enum channel_width bandwidth, in phy_get_tx_pwr_lmt()
A Dhal_intf.c261 enum channel_width Bandwidth, u8 Offset40, u8 Offset80) in rtw_hal_set_chnl_bw()
/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_atomfirmware.c405 mem_channel_width = le32_to_cpu(umc_info->v40.channel_width); in amdgpu_atomfirmware_get_vram_info()
437 mem_channel_width = vram_info->v30.channel_width; in amdgpu_atomfirmware_get_vram_info()
460 mem_channel_width = vram_module->v9.channel_width; in amdgpu_atomfirmware_get_vram_info()
481 mem_channel_width = vram_module->v10.channel_width; in amdgpu_atomfirmware_get_vram_info()
502 mem_channel_width = vram_module->v11.channel_width; in amdgpu_atomfirmware_get_vram_info()
523 mem_channel_width = vram_module->v9.channel_width; in amdgpu_atomfirmware_get_vram_info()
/drivers/net/wireless/intel/iwlwifi/fw/api/
A Dstats.h225 struct mvm_statistics_tx_channel_width channel_width; member
231 struct mvm_statistics_tx_channel_width channel_width; member
/drivers/gpu/drm/amd/include/
A Datomfirmware.h3214 uint8_t channel_width; member
3235 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT member
3296 uint8_t channel_width; member
3358 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT member
3398 uint8_t channel_width; // CHANNEL_16BIT/CHANNEL_32BIT/CHANNEL_64BIT member
/drivers/gpu/drm/amd/display/dc/bios/
A Dbios_parser2.c2414 info->dram_channel_width_bytes = (1 << info_v23->vram_module[0].channel_width) / 8; in get_vram_info_v23()
2433 info->dram_channel_width_bytes = (1 << info_v24->vram_module[0].channel_width) / 8; in get_vram_info_v24()
2452 info->dram_channel_width_bytes = (1 << info_v25->vram_module[0].channel_width) / 8; in get_vram_info_v25()
2471 info->dram_channel_width_bytes = (1 << info_v30->channel_width) / 8; in get_vram_info_v30()
2490 info->dram_channel_width_bytes = (1 << info_v40->channel_width) / 8; in get_vram_info_from_umc_info_v40()

Completed in 69 milliseconds