| /drivers/gpio/ |
| A D | gpio-davinci.c | 186 chips = devm_kzalloc(dev, sizeof(*chips), GFP_KERNEL); in davinci_gpio_probe() 187 if (!chips) in davinci_gpio_probe() 196 if (chips->irqs[i] < 0) in davinci_gpio_probe() 197 return chips->irqs[i]; in davinci_gpio_probe() 208 chips->chip.base = -1; in davinci_gpio_probe() 223 ret = devm_gpiochip_add_data(dev, &chips->chip, chips); in davinci_gpio_probe() 510 irq = chips->irqs[0]; in davinci_gpio_irq_setup() 516 g = chips->regs[0]; in davinci_gpio_irq_setup() 523 irq_set_handler_data(chips->irqs[gpio], chips); in davinci_gpio_irq_setup() 558 irqdata->chip = chips; in davinci_gpio_irq_setup() [all …]
|
| /drivers/mtd/chips/ |
| A D | Kconfig | 6 tristate "Detect flash chips by Common Flash Interface (CFI) probe" 18 tristate "Detect non-CFI AMD/JEDEC-compatible flash chips" 26 covers most AMD/Fujitsu-compatible chips and also non-CFI 27 Intel chips. 139 flash chips addressed by each bus cycle, then say 'Y'. 146 flash chips addressed by each bus cycle, then say 'Y'. 153 flash chips addressed by each bus cycle, then say 'Y'. 161 "Protection Registers" present on some flash chips. 213 tristate "Support for RAM chips in bus mapping" 219 tristate "Support for ROM chips in bus mapping" [all …]
|
| A D | cfi_cmdset_0002.c | 742 cfi->chips[i].buffer_write_time_max = in cfi_cmdset_0002() 748 cfi->chips[i].buffer_write_time_max = in cfi_cmdset_0002() 751 cfi->chips[i].ref_point_counter = 0; in cfi_cmdset_0002() 1500 chip = &cfi->chips[chipnum]; in cfi_amdstd_otp_walk() 2849 map, &cfi->chips[chipnum], adr, 0, in cfi_ppb_unlock() 2918 chip = &cfi->chips[i]; in cfi_amdstd_sync() 2957 chip = &cfi->chips[i]; in cfi_amdstd_sync() 2979 chip = &cfi->chips[i]; in cfi_amdstd_suspend() 3009 chip = &cfi->chips[i]; in cfi_amdstd_suspend() 3034 chip = &cfi->chips[i]; in cfi_amdstd_resume() [all …]
|
| A D | cfi_cmdset_0001.c | 576 cfi->chips[i].erase_time = in cfi_cmdset_0001() 795 chip = &newcfi->chips[0]; in cfi_intelext_partition_fixup() 800 *chip = cfi->chips[i]; in cfi_intelext_partition_fixup() 1470 chip = &cfi->chips[chipnum]; in cfi_intelext_unpoint() 2057 chip = &cfi->chips[i]; in cfi_intelext_sync() 2076 chip = &cfi->chips[i]; in cfi_intelext_sync() 2353 chip = &cfi->chips[chip_num]; in cfi_intelext_otp_walk() 2539 chip = &cfi->chips[i]; in cfi_intelext_suspend() 2581 chip = &cfi->chips[i]; in cfi_intelext_suspend() 2630 chip = &cfi->chips[i]; in cfi_intelext_resume() [all …]
|
| A D | cfi_cmdset_0020.c | 156 cfi->chips[i].word_write_time = 128; in cfi_cmdset_0020() 157 cfi->chips[i].buffer_write_time = 128; in cfi_cmdset_0020() 158 cfi->chips[i].erase_time = 1024; in cfi_cmdset_0020() 159 cfi->chips[i].ref_point_counter = 0; in cfi_cmdset_0020() 160 init_waitqueue_head(&(cfi->chips[i].wq)); in cfi_cmdset_0020() 983 chip = &cfi->chips[i]; in cfi_staa_sync() 1020 chip = &cfi->chips[i]; in cfi_staa_sync() 1154 ret = do_lock_oneblock(map, &cfi->chips[chipnum], adr); in cfi_staa_lock() 1321 chip = &cfi->chips[i]; in cfi_staa_suspend() 1352 chip = &cfi->chips[i]; in cfi_staa_suspend() [all …]
|
| /drivers/i2c/muxes/ |
| A D | i2c-mux-pca954x.c | 126 static const struct chip_desc chips[] = { variable 282 { .compatible = "nxp,pca9540", .data = &chips[pca_9540] }, 283 { .compatible = "nxp,pca9542", .data = &chips[pca_9542] }, 284 { .compatible = "nxp,pca9543", .data = &chips[pca_9543] }, 285 { .compatible = "nxp,pca9544", .data = &chips[pca_9544] }, 286 { .compatible = "nxp,pca9545", .data = &chips[pca_9545] }, 287 { .compatible = "nxp,pca9546", .data = &chips[pca_9546] }, 288 { .compatible = "nxp,pca9547", .data = &chips[pca_9547] }, 289 { .compatible = "nxp,pca9548", .data = &chips[pca_9548] }, 290 { .compatible = "nxp,pca9846", .data = &chips[pca_9846] }, [all …]
|
| /drivers/net/wireless/ralink/rt2x00/ |
| A D | Kconfig | 29 Supported chips: RT2460. 41 Supported chips: RT2560. 56 Supported chips: RT2561, RT2561S & RT2661. 86 Supported chips: RT3390 103 Supported chips: RT5390 111 Supported chips: RT3290 121 Supported chips: RT2571 & RT2572. 160 Supported chips: RT3370 168 Supported chips: RT3572 181 Supported chips: RT5370 [all …]
|
| /drivers/cpufreq/ |
| A D | powernv-cpufreq.c | 144 } *chips; variable 986 chips[i].restore = true; in powernv_cpufreq_occ_msg() 987 schedule_work(&chips[i].throttle); in powernv_cpufreq_occ_msg() 994 if (chips[i].id == omsg.chip) in powernv_cpufreq_occ_msg() 1004 chips[i].restore = true; in powernv_cpufreq_occ_msg() 1006 schedule_work(&chips[i].throttle); in powernv_cpufreq_occ_msg() 1073 if (!chips) { in init_chip_info() 1079 chips[i].id = chip[i]; in init_chip_info() 1082 for_each_cpu(cpu, &chips[i].mask) in init_chip_info() 1098 if (chips) in clean_chip_info() [all …]
|
| /drivers/mtd/lpddr/ |
| A D | Kconfig | 6 tristate "Support for LPDDR flash chips" 10 flash chips. Synonymous with Mobile-DDR. It is a new standard for 15 tristate "Detect flash chips by QINFO probe" 17 Device Information for LPDDR chips is offered through the Overlay 25 tristate "Support for LPDDR2-NVM flash chips"
|
| A D | lpddr_cmds.c | 75 chip = &lpddr->chips[0]; in lpddr_cmdset() 81 *chip = lpddr->chips[i]; in lpddr_cmdset() 486 struct flchip *chip = &lpddr->chips[chipnum]; in do_erase_oneblock() 514 struct flchip *chip = &lpddr->chips[chipnum]; in lpddr_read() 539 struct flchip *chip = &lpddr->chips[chipnum]; in lpddr_point() 580 chip = &lpddr->chips[chipnum]; in lpddr_point() 599 chip = &lpddr->chips[chipnum]; in lpddr_unpoint() 671 ret = do_write_buffer(map, &lpddr->chips[chipnum], in lpddr_writev() 719 struct flchip *chip = &lpddr->chips[chipnum]; in do_xxlock()
|
| /drivers/iio/potentiometer/ |
| A D | Kconfig | 45 potentiometer chips. 56 chips. 67 chips. 78 digital potentiometer chips. 96 digital potentiometer chips. 110 digital potentiometer chips. 122 digital potentiometer chips. 134 digital potentiometer chips.
|
| /drivers/soc/cirrus/ |
| A D | Kconfig | 6 bool "Cirrus EP93xx chips SoC" 11 Enable support SoC for Cirrus EP93xx chips. 13 Cirrus EP93xx chips have several swlocked registers,
|
| /drivers/phy/qualcomm/ |
| A D | Kconfig | 69 with USB3 and DisplayPort controllers on Qualcomm chips. 78 with PCIe controllers on Qualcomm chips. 87 with PCIe controllers on Qualcomm msm8996 chips. 95 with UFS controllers on Qualcomm chips. 103 with USB3 controllers on Qualcomm chips. 111 PHY transceivers working only in USB3 mode on Qualcomm chips. This 124 controllers on Qualcomm chips. This driver supports the high-speed 142 Enable this to support M31 HS PHY transceivers on Qualcomm chips 157 is used with PCIe controllers on Qualcomm IPQ5332 chips. It 167 chips with DWC3 USB core. It supports initializing and cleaning
|
| /drivers/mtd/maps/ |
| A D | Kconfig | 7 bool "Support non-linear mappings of flash chips" 10 paged mappings of flash chips. 17 ROM driver code to communicate with chips which are mapped 19 the physical address and size of the flash chips on your 42 This is the physical memory location at which the flash chips 52 This is the total length of the mapping of the flash chips on 54 physical memory map between the chips, this could be larger 74 and RAM driver code to communicate with chips which are mapped 135 which user-programmable flash chips are connected on various 153 to use the flash chips on it, say 'Y'. [all …]
|
| /drivers/net/dsa/ocelot/ |
| A D | Kconfig | 23 This driver supports the VSC7511, VSC7512, VSC7513 and VSC7514 chips 26 The Ocelot switch family is a set of multi-port networking chips. All 27 of these chips have the ability to be controlled externally through 30 Say "Y" here to enable external control to these chips.
|
| /drivers/net/dsa/mv88e6xxx/ |
| A D | Kconfig | 10 Ethernet switch chips, except 88E6060. 19 chips that support it. 29 Marvell 88E6xxx switch chips.
|
| /drivers/memory/tegra/ |
| A D | Kconfig | 22 Tegra20 chips. The EMC controls the external DRAM on the board. 34 Tegra30 chips. The EMC controls the external DRAM on the board. 46 Tegra124 chips. The EMC controls the external DRAM on the board. 60 Tegra210 chips. The EMC controls the external DRAM on the board.
|
| /drivers/pwm/ |
| A D | pwm-dwc.c | 51 ddata->chips[idx] = chip; in dwc_pwm_init_one() 70 ddata = devm_kzalloc(dev, struct_size(ddata, chips, info->nr), GFP_KERNEL); in dwc_pwm_probe() 107 struct pwm_chip *chip = ddata->chips[idx]; in dwc_pwm_suspend() 132 struct pwm_chip *chip = ddata->chips[idx]; in dwc_pwm_resume()
|
| /drivers/nfc/st-nci/ |
| A D | Kconfig | 5 STMicroelectronics NFC NCI chips core driver. It implements the chipset 15 STMicroelectronics NFC NCI chips family. 27 STMicroelectronics NFC NCI chips family.
|
| /drivers/hwmon/ |
| A D | Kconfig | 156 sensor chips. 242 chips. 724 sensor chips. 756 sensor chips. 767 sensor chips. 1172 ADC chips. 1304 sensor chips. 1315 sensor chips. 1468 sensor chips. 1511 sensor chips. [all …]
|
| /drivers/media/platform/chips-media/ |
| A D | Kconfig | 5 source "drivers/media/platform/chips-media/coda/Kconfig" 6 source "drivers/media/platform/chips-media/wave5/Kconfig"
|
| /drivers/mtd/nand/raw/ |
| A D | Kconfig | 125 The CS553x companion chips for the AMD Geode processor 171 chips) NAND controller. This is the default for the PHYTEC 3250 182 Uses the LPC32XX MLC (i.e. for Multi Level Cell chips) NAND 228 Various Freescale chips, including the 8313, include a NAND Flash 239 Various Freescale chips e.g P1010, include a NAND Flash machine 285 Enable the driver for NAND flash chips on Texas Instruments 299 Enables support for NAND Flash chips wired onto Socrates board. 308 Enables support for NAND Flash chips on the ST Microelectronics 323 Enables support for NAND Flash chips on Allwinner SoCs. 421 Enables support for NAND Flash chips on Intel's LGM SoC. [all …]
|
| A D | nand_bbt.c | 557 int i, chips; in search_bbt() local 574 chips = nanddev_ntargets(&this->base); in search_bbt() 578 chips = 1; in search_bbt() 581 for (i = 0; i < chips; i++) { in search_bbt() 609 for (i = 0; i < chips; i++) { in search_bbt() 959 chips = nanddev_ntargets(&this->base); in check_create() 961 chips = 1; in check_create() 963 for (i = 0; i < chips; i++) { in check_create() 1138 chips = nanddev_ntargets(&this->base); in mark_bbt_region() 1141 chips = 1; in mark_bbt_region() [all …]
|
| /drivers/pinctrl/ |
| A D | pinctrl-mcp23s08_spi.c | 144 int chips; in mcp23s08_probe() local 165 chips = hweight_long(spi_present_mask); in mcp23s08_probe() 167 data = devm_kzalloc(dev, struct_size(data, chip, chips), GFP_KERNEL); in mcp23s08_probe() 174 data->mcp[addr] = &data->chip[--chips]; in mcp23s08_probe()
|
| /drivers/usb/host/ |
| A D | Kconfig | 231 Nuvoton NPCM chips. 240 OMAP3 and later chips. 259 ST SPEAr chips. 276 Atmel chips. 428 tristate "OHCI support for OMAP1/2 chips" 440 ST SPEAr chips. 457 S3C64xx chips. 467 NXP chips. 475 PXA27x/PXA3xx chips. 483 Atmel chips. [all …]
|