Home
last modified time | relevance | path

Searched refs:chv_phy_control (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dintel_display_power_well.c1351 u32 phy_control = display->power.chv_phy_control; in assert_chv_phy_status()
1446 phy_status, display->power.chv_phy_control); in assert_chv_phy_status()
1504 display->power.chv_phy_control); in chv_dpio_cmn_power_well_enable()
1508 phy, display->power.chv_phy_control); in chv_dpio_cmn_power_well_enable()
1534 display->power.chv_phy_control); in chv_dpio_cmn_power_well_disable()
1540 phy, display->power.chv_phy_control); in chv_dpio_cmn_power_well_disable()
1631 display->power.chv_phy_control); in chv_phy_powergate_ch()
1635 phy, ch, display->power.chv_phy_control); in chv_phy_powergate_ch()
1664 display->power.chv_phy_control); in chv_phy_powergate_lanes()
1668 phy, ch, mask, display->power.chv_phy_control); in chv_phy_powergate_lanes()
[all …]
A Dintel_display_power.c1782 display->power.chv_phy_control = in chv_phy_control_init()
1804 display->power.chv_phy_control |= in chv_phy_control_init()
1807 display->power.chv_phy_control |= in chv_phy_control_init()
1814 display->power.chv_phy_control |= in chv_phy_control_init()
1817 display->power.chv_phy_control |= in chv_phy_control_init()
1820 display->power.chv_phy_control |= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY0); in chv_phy_control_init()
1836 display->power.chv_phy_control |= in chv_phy_control_init()
1839 display->power.chv_phy_control |= in chv_phy_control_init()
1842 display->power.chv_phy_control |= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY1); in chv_phy_control_init()
1850 display->power.chv_phy_control); in chv_phy_control_init()
A Dintel_display_core.h501 u32 chv_phy_control; member

Completed in 15 milliseconds