Home
last modified time | relevance | path

Searched refs:clear (Results 1 – 25 of 335) sorted by relevance

12345678910>>...14

/drivers/gpu/drm/i915/gem/
A Di915_gem_ttm_move.c188 bool clear, in i915_ttm_accel_move() argument
207 clear = true; in i915_ttm_accel_move()
210 if (clear) { in i915_ttm_accel_move()
272 bool clear; member
307 ttm_move_memcpy(arg->clear, arg->num_pages, in i915_ttm_move_memcpy()
312 struct ttm_buffer_object *bo, bool clear, in i915_ttm_memcpy_init() argument
334 arg->clear = clear; in i915_ttm_memcpy_init()
338 arg->src_rsgt = clear ? NULL : in i915_ttm_memcpy_init()
469 const struct ttm_operation_ctx *ctx, bool clear, in __i915_ttm_move() argument
509 i915_ttm_memcpy_init(arg, bo, clear, dst_mem, in __i915_ttm_move()
[all …]
/drivers/s390/scsi/
A Dzfcp_erp.c360 zfcp_erp_adapter_block(adapter, clear); in zfcp_erp_adapter_reopen()
397 ZFCP_STATUS_COMMON_UNBLOCKED | clear); in zfcp_erp_port_block()
403 zfcp_erp_port_block(port, clear); in _zfcp_erp_port_forced_reopen()
430 zfcp_erp_port_block(port, clear); in _zfcp_erp_port_reopen()
449 _zfcp_erp_port_reopen(port, clear, dbftag); in zfcp_erp_port_reopen()
465 zfcp_erp_lun_block(sdev, clear); in _zfcp_erp_lun_reopen()
487 _zfcp_erp_lun_reopen(sdev, clear, dbftag, 0); in zfcp_erp_lun_reopen()
645 int clear, char *dbftag) in zfcp_erp_port_forced_reopen_all() argument
659 int clear, char *dbftag) in _zfcp_erp_port_reopen_all() argument
665 _zfcp_erp_port_reopen(port, clear, dbftag); in _zfcp_erp_port_reopen_all()
[all …]
/drivers/perf/
A Dapple_m1_cpu_pmu.c347 u64 clear, set, user_bit, kernel_bit; in __m1_pmu_configure_event_filter() local
362 clear = set = 0; in __m1_pmu_configure_event_filter()
366 clear |= user_bit; in __m1_pmu_configure_event_filter()
371 clear |= kernel_bit; in __m1_pmu_configure_event_filter()
374 sysreg_clear_set_s(SYS_IMP_APL_PMCR1_EL1, clear, set); in __m1_pmu_configure_event_filter()
376 sysreg_clear_set_s(SYS_IMP_APL_PMCR1_EL12, clear, set); in __m1_pmu_configure_event_filter()
381 u64 clear = 0, set = 0; in __m1_pmu_configure_eventsel() local
395 clear |= (u64)0xff << shift; in __m1_pmu_configure_eventsel()
397 sysreg_clear_set_s(SYS_IMP_APL_PMESR0_EL1, clear, set); in __m1_pmu_configure_eventsel()
401 clear |= (u64)0xff << shift; in __m1_pmu_configure_eventsel()
[all …]
/drivers/soundwire/
A Dbus.c1488 u8 clear, impl_int_mask; in sdw_handle_dp0_interrupt() local
1503 clear |= SDW_DP0_INT_TEST_FAIL; in sdw_handle_dp0_interrupt()
1513 clear |= SDW_DP0_INT_PORT_READY; in sdw_handle_dp0_interrupt()
1525 clear |= impl_int_mask; in sdw_handle_dp0_interrupt()
1526 *slave_status = clear; in sdw_handle_dp0_interrupt()
1561 u8 clear, impl_int_mask; in sdw_handle_port_interrupt() local
1582 clear |= SDW_DPN_INT_TEST_FAIL; in sdw_handle_port_interrupt()
1598 clear |= impl_int_mask; in sdw_handle_port_interrupt()
1599 *slave_status = clear; in sdw_handle_port_interrupt()
1692 clear |= SDW_SCP_INT1_PARITY; in sdw_handle_slave_alerts()
[all …]
/drivers/usb/serial/
A Dupd78f0730.c205 unsigned int set, unsigned int clear) in upd78f0730_tiocmset() argument
224 if (clear & TIOCM_DTR) { in upd78f0730_tiocmset()
228 if (clear & TIOCM_RTS) { in upd78f0730_tiocmset()
272 unsigned int clear = 0; in upd78f0730_dtr_rts() local
277 clear = TIOCM_DTR | TIOCM_RTS; in upd78f0730_dtr_rts()
279 upd78f0730_tiocmset(tty, set, clear); in upd78f0730_dtr_rts()
A Dssu100.c130 #define clear_mctrl(dev, clear) update_mctrl((dev), 0, (clear)) argument
134 unsigned int clear) in update_mctrl() argument
139 if (((set | clear) & (TIOCM_DTR | TIOCM_RTS)) == 0) { in update_mctrl()
144 clear &= ~set; /* 'set' takes precedence over 'clear' */ in update_mctrl()
380 unsigned int set, unsigned int clear) in ssu100_tiocmset() argument
385 return update_mctrl(dev, set, clear); in ssu100_tiocmset()
A Dmetro-usb.c294 unsigned int set, unsigned int clear) in metrousb_tiocmset() argument
302 dev_dbg(&port->dev, "%s - set=%d, clear=%d\n", __func__, set, clear); in metrousb_tiocmset()
312 if (clear & TIOCM_RTS) in metrousb_tiocmset()
314 if (clear & TIOCM_DTR) in metrousb_tiocmset()
/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/
A Dmacros.fuc197 */ clear b32 $r0
202 */ clear b32 $r0
210 */ clear b32 $r0
215 */ clear b32 $r0
236 */ clear b32 $r0
251 */ clear b32 $r0
257 */ clear b32 $r0
262 */ clear b32 $r0
/drivers/pci/
A Daccess.c515 u16 clear, u16 set) in pcie_capability_clear_and_set_word_unlocked() argument
524 val &= ~clear; in pcie_capability_clear_and_set_word_unlocked()
531 u16 clear, u16 set) in pcie_capability_clear_and_set_word_locked() argument
537 ret = pcie_capability_clear_and_set_word_unlocked(dev, pos, clear, set); in pcie_capability_clear_and_set_word_locked()
545 u32 clear, u32 set) in pcie_capability_clear_and_set_dword() argument
554 val &= ~clear; in pcie_capability_clear_and_set_dword()
617 u32 clear, u32 set) in pci_clear_and_set_config_dword() argument
622 val &= ~clear; in pci_clear_and_set_config_dword()
/drivers/platform/x86/intel/pmt/
A Dcrashlog.c98 u32 clear; member
192 pmt_crashlog_rmw(crashlog, crashlog->info->control.clear, true); in pmt_crashlog_set_clear()
247 bool clear; in clear_store() local
252 result = kstrtobool(buf, &clear); in clear_store()
257 if (!clear) in clear_store()
266 static DEVICE_ATTR_RW(clear);
464 .control.clear = TYPE1_VER0_CLEAR,
483 .control.clear = TYPE1_VER2_CLEAR,
/drivers/irqchip/
A Dirq-mxs.c54 void __iomem *clear; member
110 icoll_priv.clear + in asm9260_unmask_irq()
195 icoll_priv.clear = NULL; in icoll_of_init()
224 icoll_priv.clear = icoll_base + ASM9260_HW_ICOLL_CLEAR0; in asm9260_of_init()
/drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/
A Dhub.fuc70 clear b32 $r0
87 clear b32 $r2
183 clear b32 $r15
214 clear b32 $r1
303 clear b32 $r2
320 clear b32 $r0
404 clear b32 $r15
477 clear b32 $r15
560 clear b32 $r3
634 clear b32 $r2
[all …]
A Dgpc.fuc125 clear b32 $r0
167 clear b32 $r2
168 clear b32 $r3
169 clear b32 $r4
190 clear b32 $r3 // track GPC context size here
255 clear b32 $r7
287 clear b32 $r2
336 clear b32 $r0
398 // $p1 clear on save, set on load
415 clear b32 $r2
A Dcom.fuc63 // Out: $p1 clear on success (data available)
124 // wait_donez - wait on FUC_DONE bit to become clear
159 clear b32 $r9
186 clear b32 $r9
241 // wait for STOP_TRIGGER to clear
302 clear b32 $r12
/drivers/media/platform/imagination/
A De5010-jpeg-enc-hw.c241 void e5010_hw_clear_output_error(void __iomem *core_base, u32 clear) in e5010_hw_clear_output_error() argument
246 JASPER_INTERRUPT_CLEAR_CR_OUTPUT_ERROR_CLEAR_SHIFT, clear); in e5010_hw_clear_output_error()
249 void e5010_hw_clear_picture_done(void __iomem *core_base, u32 clear) in e5010_hw_clear_picture_done() argument
254 JASPER_INTERRUPT_CLEAR_CR_PICTURE_DONE_CLEAR_SHIFT, clear); in e5010_hw_clear_picture_done()
A De5010-jpeg-enc-hw.h36 void e5010_hw_clear_picture_done(void __iomem *core_offset, u32 clear);
38 void e5010_hw_clear_output_error(void __iomem *core_offset, u32 clear);
/drivers/gpu/drm/i915/display/
A Dintel_de.h88 u32 clear, u32 set) in __intel_de_rmw_nowl() argument
90 return intel_uncore_rmw(__to_uncore(display), reg, clear, set); in __intel_de_rmw_nowl()
94 intel_de_rmw(struct intel_display *display, i915_reg_t reg, u32 clear, u32 set) in intel_de_rmw() argument
100 val = __intel_de_rmw_nowl(display, reg, clear, set); in intel_de_rmw()
A Dintel_dkl_phy.c91 intel_dkl_phy_rmw(struct intel_display *display, struct intel_dkl_phy_reg reg, u32 clear, u32 set) in intel_dkl_phy_rmw() argument
96 intel_de_rmw(display, DKL_REG_MMIO(reg), clear, set); in intel_dkl_phy_rmw()
/drivers/video/fbdev/
A Dn411.c78 static void n411_wait_for_ack(struct hecubafb_par *par, int clear) in n411_wait_for_ack() argument
86 if ((tmp & HCB_ACK_BIT) && (!clear)) in n411_wait_for_ack()
88 else if (!(tmp & HCB_ACK_BIT) && (clear)) in n411_wait_for_ack()
/drivers/thunderbolt/
A Dnhi_ops.c93 goto clear; in icl_nhi_lc_mailbox_cmd_complete()
99 goto clear; in icl_nhi_lc_mailbox_cmd_complete()
105 clear: in icl_nhi_lc_mailbox_cmd_complete()
/drivers/gpio/
A Dgpio-graniterapids.c121 u32 clear = 0; in gnr_gpio_set() local
127 clear = GNR_CFG_DW_TXSTATE; in gnr_gpio_set()
129 return gnr_gpio_configure_line(gc, gpio, clear, set); in gnr_gpio_set()
152 u32 clear = GNR_CFG_DW_TXDIS; in gnr_gpio_direction_output() local
155 return gnr_gpio_configure_line(gc, gpio, clear, set); in gnr_gpio_direction_output()
/drivers/ata/
A Dahci_dwc.c114 void (*clear)(struct ahci_host_priv *hpriv); member
331 if (dpriv->pdata->clear) in ahci_dwc_init_host()
332 dpriv->pdata->clear(hpriv); in ahci_dwc_init_host()
376 if (dpriv->pdata->clear) in ahci_dwc_clear_host()
377 dpriv->pdata->clear(hpriv); in ahci_dwc_clear_host()
/drivers/bluetooth/
A Dhci_ldisc.c317 unsigned int clear = 0; in hci_uart_set_flow_control() local
339 clear = ~set; in hci_uart_set_flow_control()
342 clear &= TIOCM_DTR | TIOCM_RTS | TIOCM_OUT1 | in hci_uart_set_flow_control()
344 status = tty->driver->ops->tiocmset(tty, set, clear); in hci_uart_set_flow_control()
352 clear = ~set; in hci_uart_set_flow_control()
355 clear &= TIOCM_DTR | TIOCM_RTS | TIOCM_OUT1 | in hci_uart_set_flow_control()
357 status = tty->driver->ops->tiocmset(tty, set, clear); in hci_uart_set_flow_control()
/drivers/bus/
A Domap_l3_smx.c159 u64 status, clear; in omap3_l3_app_irq() local
192 clear = (L3_AGENT_STATUS_CLEAR_IA << int_type) | in omap3_l3_app_irq()
194 omap3_l3_writell(base, L3_AGENT_STATUS, clear); in omap3_l3_app_irq()
/drivers/tty/ipwireless/
A Dtty.c305 unsigned int clear) in set_control_lines() argument
331 if (clear & TIOCM_RTS) { in set_control_lines()
340 if (clear & TIOCM_DTR) { in set_control_lines()
368 unsigned int set, unsigned int clear) in ipw_tiocmset() argument
379 return set_control_lines(tty, set, clear); in ipw_tiocmset()

Completed in 53 milliseconds

12345678910>>...14