Home
last modified time | relevance | path

Searched refs:clock_type (Results 1 – 25 of 54) sorted by relevance

123

/drivers/nfc/fdp/
A Di2c.c218 u8 *clock_type, u32 *clock_freq, in fdp_nci_i2c_read_device_properties() argument
224 r = device_property_read_u8(dev, FDP_DP_CLOCK_TYPE_NAME, clock_type); in fdp_nci_i2c_read_device_properties()
227 *clock_type = 0; in fdp_nci_i2c_read_device_properties()
268 *clock_type, *clock_freq, *fw_vsc_cfg != NULL ? "yes" : "no"); in fdp_nci_i2c_read_device_properties()
283 u8 clock_type; in fdp_nci_i2c_probe() local
328 fdp_nci_i2c_read_device_properties(dev, &clock_type, &clock_freq, in fdp_nci_i2c_probe()
334 clock_type, clock_freq, fw_vsc_cfg); in fdp_nci_i2c_probe()
A Dfdp.c56 u8 clock_type; member
119 static int fdp_nci_set_clock(struct nci_dev *ndev, u8 clock_type, in fdp_nci_set_clock() argument
139 data[8] = clock_type; in fdp_nci_set_clock()
547 r = fdp_nci_set_clock(ndev, info->clock_type, info->clock_freq); in fdp_nci_post_setup()
701 int tx_tailroom, u8 clock_type, u32 clock_freq, in fdp_nci_probe() argument
716 info->clock_type = clock_type; in fdp_nci_probe()
A Dfdp.h26 u8 clock_type, u32 clock_freq, const u8 *fw_vsc_cfg);
/drivers/staging/sm750fb/
A Dddk750_chip.h34 enum clock_type { enum
43 enum clock_type clock_type; member
A Dddk750_mode.c84 if (pll->clock_type == SECONDARY_PLL) { in program_mode_registers()
137 } else if (pll->clock_type == PRIMARY_PLL) { in program_mode_registers()
206 int ddk750_set_mode_timing(struct mode_parameter *parm, enum clock_type clock) in ddk750_set_mode_timing()
211 pll.clock_type = clock; in ddk750_set_mode_timing()
A Dddk750_mode.h36 int ddk750_set_mode_timing(struct mode_parameter *parm, enum clock_type clock);
A Dddk750_chip.c69 pll.clock_type = MXCLK_PLL; in set_chip_clock()
345 if (pll->clock_type == MXCLK_PLL) in sm750_calc_pll_value()
/drivers/virtio/
A Dvirtio_rtc_driver.c934 u16 vio_clk_id, u8 clock_type, u8 flags) in viortc_init_rtc_class_clock() argument
941 if (clock_type != VIRTIO_RTC_CLOCK_UTC_SMEARED) { in viortc_init_rtc_class_clock()
981 u8 clock_type, u8 leap_second_smearing) in viortc_init_ptp_clock() argument
988 "Virtio PTP type %hhu/variant %hhu", clock_type, in viortc_init_ptp_clock()
1015 u8 clock_type, leap_second_smearing, flags; in viortc_init_clock() local
1019 ret = viortc_clock_cap(viortc, vio_clk_id, &clock_type, in viortc_init_clock()
1025 (clock_type == VIRTIO_RTC_CLOCK_UTC || in viortc_init_clock()
1026 clock_type == VIRTIO_RTC_CLOCK_UTC_SMEARED || in viortc_init_clock()
1027 clock_type == VIRTIO_RTC_CLOCK_UTC_MAYBE_SMEARED)) { in viortc_init_clock()
1029 clock_type, flags); in viortc_init_clock()
[all …]
/drivers/net/wan/
A Dc101.c146 switch (port->settings.clock_type) { in c101_set_iface()
256 if (new_line.clock_type != CLOCK_EXT && in c101_ioctl()
257 new_line.clock_type != CLOCK_TXFROMRX && in c101_ioctl()
258 new_line.clock_type != CLOCK_INT && in c101_ioctl()
259 new_line.clock_type != CLOCK_TXINT) in c101_ioctl()
369 card->settings.clock_type = CLOCK_EXT; in c101_run()
A Dpci200syn.c119 switch (port->settings.clock_type) { in pci200_set_iface()
208 if (new_line.clock_type != CLOCK_EXT && in pci200_ioctl()
209 new_line.clock_type != CLOCK_TXFROMRX && in pci200_ioctl()
210 new_line.clock_type != CLOCK_INT && in pci200_ioctl()
211 new_line.clock_type != CLOCK_TXINT) in pci200_ioctl()
382 port->settings.clock_type = CLOCK_EXT; in pci200_pci_init_one()
A Dpc300too.c119 switch (port->settings.clock_type) { in pc300_set_iface()
231 if (new_line.clock_type != CLOCK_EXT && in pc300_ioctl()
232 new_line.clock_type != CLOCK_TXFROMRX && in pc300_ioctl()
233 new_line.clock_type != CLOCK_INT && in pc300_ioctl()
234 new_line.clock_type != CLOCK_TXINT) in pc300_ioctl()
443 port->settings.clock_type = CLOCK_EXT; in pc300_pci_init_one()
A Dn2.c161 switch (port->settings.clock_type) { in n2_set_iface()
267 if (new_line.clock_type != CLOCK_EXT && in n2_ioctl()
268 new_line.clock_type != CLOCK_TXFROMRX && in n2_ioctl()
269 new_line.clock_type != CLOCK_INT && in n2_ioctl()
270 new_line.clock_type != CLOCK_TXINT) in n2_ioctl()
456 port->settings.clock_type = CLOCK_EXT; in n2_run()
A Dfsl_qmc_hdlc.c160 switch (te1->clock_type) { in qmc_hdlc_framer_set_iface()
165 config.clock_type = FRAMER_CLOCK_EXT; in qmc_hdlc_framer_set_iface()
168 config.clock_type = FRAMER_CLOCK_INT; in qmc_hdlc_framer_set_iface()
204 switch (config.clock_type) { in qmc_hdlc_framer_get_iface()
206 te1->clock_type = CLOCK_EXT; in qmc_hdlc_framer_get_iface()
209 te1->clock_type = CLOCK_INT; in qmc_hdlc_framer_get_iface()
A Dixp4xx_hss.c278 unsigned int clock_type, clock_rate, loopback; member
408 if (port->clock_type == CLOCK_INT) in hss_config()
1292 static int hss_hdlc_set_clock(struct port *port, unsigned int clock_type) in hss_hdlc_set_clock() argument
1294 switch (clock_type) { in hss_hdlc_set_clock()
1324 new_line.clock_type = port->clock_type; in hss_hdlc_ioctl()
1338 clk = new_line.clock_type; in hss_hdlc_ioctl()
1347 port->clock_type = clk; /* Update settings */ in hss_hdlc_ioctl()
1502 port->clock_type = CLOCK_EXT; in ixp4xx_hss_probe()
A Dwanxl.c58 unsigned int clock_type; member
360 line.clock_type = get_status(port)->clocking; in wanxl_ioctl()
378 if (line.clock_type != CLOCK_EXT && in wanxl_ioctl()
379 line.clock_type != CLOCK_TXFROMRX) in wanxl_ioctl()
385 get_status(port)->clocking = line.clock_type; in wanxl_ioctl()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/
A Ddce112_clk_mgr.c87 dce_clk_params.clock_type = DCECLOCK_TYPE_DISPLAY_CLOCK; in dce112_set_clock()
102 dce_clk_params.clock_type = DCECLOCK_TYPE_DPREFCLK; in dce112_set_clock()
141 dce_clk_params.clock_type = DCECLOCK_TYPE_DISPLAY_CLOCK; in dce112_set_dispclk()
176 dce_clk_params.clock_type = DCECLOCK_TYPE_DPREFCLK; in dce112_set_dprefclk()
/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_pp_smu.c434 pp_clock_request.clock_type = dc_to_pp_clock_type(clock_for_voltage_req->clk_type); in dm_pp_apply_clock_for_voltage_request()
437 if (!pp_clock_request.clock_type) in dm_pp_apply_clock_for_voltage_request()
605 clock_req.clock_type = amd_pp_dcef_clock; in pp_nv_set_hard_min_dcefclk_by_freq()
628 clock_req.clock_type = amd_pp_mem_clock; in pp_nv_set_hard_min_uclk_by_freq()
666 clock_req.clock_type = amd_pp_disp_clock; in pp_nv_set_voltage_by_freq()
669 clock_req.clock_type = amd_pp_phy_clock; in pp_nv_set_voltage_by_freq()
672 clock_req.clock_type = amd_pp_pixel_clock; in pp_nv_set_voltage_by_freq()
/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_atombios.h156 u8 clock_type,
204 u8 clock_type,
/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
A Ddcn10_hwseq.h190 enum dc_clock_type clock_type,
194 enum dc_clock_type clock_type,
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
A Ddcn20_clk_mgr.h50 enum dc_clock_type clock_type,
A Ddcn20_clk_mgr.c451 enum dc_clock_type clock_type, in dcn2_get_clock() argument
455 if (clock_type == DC_CLOCK_TYPE_DISPCLK) { in dcn2_get_clock()
461 if (clock_type == DC_CLOCK_TYPE_DPPCLK) { in dcn2_get_clock()
/drivers/dpll/zl3073x/
A Ddpll.c956 u8 clock_type, synth; in zl3073x_dpll_output_pin_esync_get() local
1007 clock_type = FIELD_GET(ZL_OUTPUT_MODE_CLOCK_TYPE, output_mode); in zl3073x_dpll_output_pin_esync_get()
1008 if (clock_type != ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC) { in zl3073x_dpll_output_pin_esync_get()
1069 u8 clock_type, out, output_mode, synth; in zl3073x_dpll_output_pin_esync_set() local
1102 clock_type = ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC; in zl3073x_dpll_output_pin_esync_set()
1104 clock_type = ZL_OUTPUT_MODE_CLOCK_TYPE_NORMAL; in zl3073x_dpll_output_pin_esync_set()
1108 output_mode |= FIELD_PREP(ZL_OUTPUT_MODE_CLOCK_TYPE, clock_type); in zl3073x_dpll_output_pin_esync_set()
/drivers/gpu/drm/amd/include/
A Ddm_pp_interface.h189 enum amd_pp_clock_type clock_type; member
/drivers/gpu/drm/amd/display/dc/hwss/
A Dhw_sequencer.h341 enum dc_clock_type clock_type,
343 void (*get_clock)(struct dc *dc, enum dc_clock_type clock_type,
/drivers/gpu/drm/amd/display/dc/bios/
A Dcommand_table2.c926 !cmd->dc_clock_type_to_atom(bp_params->clock_type, in set_dce_clock_v2_1()
933 if (bp_params->clock_type == DCECLOCK_TYPE_DPREFCLK) { in set_dce_clock_v2_1()
959 bp_params->clock_type); in set_dce_clock_v2_1()

Completed in 71 milliseconds

123