Searched refs:com_coreclk_div_mode0 (Results 1 – 1 of 1) sorted by relevance
60 u32 com_coreclk_div_mode0; member349 cfg->com_coreclk_div_mode0 = HDMI_CORECLK_DIV; in pll_calculate()529 cfg.com_coreclk_div_mode0); in hdmi_8998_pll_set_clk_rate()
Completed in 5 milliseconds