| /drivers/irqchip/ |
| A D | irq-bcm6345-l1.c | 147 unsigned int cpu_idx = cpu_for_irq(intc, d); in __bcm6345_l1_unmask() local
149 intc->cpus[cpu_idx]->enable_cache[word] |= mask; in __bcm6345_l1_unmask()
150 __raw_writel(intc->cpus[cpu_idx]->enable_cache[word], in __bcm6345_l1_unmask()
151 intc->cpus[cpu_idx]->map_base + reg_enable(intc, word)); in __bcm6345_l1_unmask()
159 unsigned int cpu_idx = cpu_for_irq(intc, d); in __bcm6345_l1_mask() local
161 intc->cpus[cpu_idx]->enable_cache[word] &= ~mask; in __bcm6345_l1_mask()
162 __raw_writel(intc->cpus[cpu_idx]->enable_cache[word], in __bcm6345_l1_mask()
163 intc->cpus[cpu_idx]->map_base + reg_enable(intc, word)); in __bcm6345_l1_mask()
|
| A D | irq-bcm7038-l1.c | 151 static void __bcm7038_l1_unmask(struct irq_data *d, unsigned int cpu_idx) in __bcm7038_l1_unmask() argument
157 intc->cpus[cpu_idx]->mask_cache[word] &= ~mask; in __bcm7038_l1_unmask()
158 l1_writel(mask, intc->cpus[cpu_idx]->map_base + in __bcm7038_l1_unmask()
162 static void __bcm7038_l1_mask(struct irq_data *d, unsigned int cpu_idx) in __bcm7038_l1_mask() argument
168 intc->cpus[cpu_idx]->mask_cache[word] |= mask; in __bcm7038_l1_mask()
169 l1_writel(mask, intc->cpus[cpu_idx]->map_base + in __bcm7038_l1_mask()
|
| /drivers/net/ethernet/mediatek/ |
| A D | mtk_wed_wo.c | 95 mtk_wed_mmio_w32(wo, q->regs.cpu_idx, val); in mtk_wed_wo_queue_kick()
281 mtk_wed_mmio_w32(wo, q->regs.cpu_idx, 0); in mtk_wed_wo_queue_free()
324 mtk_wed_mmio_w32(wo, q->regs.cpu_idx, 0); in mtk_wed_wo_queue_reset()
409 regs.cpu_idx = MTK_WED_WO_CCIF_DUMMY3; in mtk_wed_wo_hardware_init()
423 regs.cpu_idx = MTK_WED_WO_CCIF_DUMMY7; in mtk_wed_wo_hardware_init()
|
| A D | mtk_wed_wo.h | 195 u32 cpu_idx; member
|
| A D | mtk_eth_soc.h | 944 int cpu_idx; member
|
| A D | mtk_eth_soc.c | 2498 cpu = ring->cpu_idx; in mtk_poll_tx_pdma()
2522 ring->cpu_idx = cpu; in mtk_poll_tx_pdma()
|
| /drivers/thermal/ |
| A D | cpufreq_cooling.c | 161 int cpu_idx) in get_load() argument
169 int cpu_idx) in get_load() argument
173 struct time_in_idle *idle_time = &cpufreq_cdev->idle_time[cpu_idx]; in get_load()
|
| /drivers/soc/fsl/qbman/ |
| A D | qman_ccsr.c | 645 void qman_set_sdest(u16 channel, unsigned int cpu_idx) in qman_set_sdest() argument
653 cpu_idx /= 2; in qman_set_sdest()
654 after = (before & (~IO_CFG_SDEST_MASK)) | (cpu_idx << 16); in qman_set_sdest()
658 after = (before & (~IO_CFG_SDEST_MASK)) | (cpu_idx << 16); in qman_set_sdest()
|
| A D | qman_priv.h | 204 void qman_set_sdest(u16 channel, unsigned int cpu_idx);
|
| /drivers/net/ethernet/chelsio/cxgb3/ |
| A D | t3_cpl.h | 228 __u8 cpu_idx:6; member
232 __u8 cpu_idx:6; member
659 __u8 cpu_idx; member
672 __u8 cpu_idx; member
727 __u8 cpu_idx; member
|
| A D | t3_hw.c | 2473 int i, j, cpu_idx = 0, q_idx = 0; in t3_config_rss() local
2480 val |= (cpus[cpu_idx++] & 0x3f) << (8 * j); in t3_config_rss()
2481 if (cpus[cpu_idx] == 0xff) in t3_config_rss()
2482 cpu_idx = 0; in t3_config_rss()
|
| A D | cxgb3_offload.c | 1064 req->cpu_idx = 0; in set_l2t_ix()
|
| /drivers/edac/ |
| A D | xgene_edac.c | 521 int cpu_idx) in xgene_edac_pmd_l1_check() argument
527 pg_f = ctx->pmd_csr + cpu_idx * CPU_CSR_STRIDE + CPU_MEMERR_CPU_PAGE; in xgene_edac_pmd_l1_check()
534 ctx->pmd * MAX_CPU_PER_PMD + cpu_idx, val, in xgene_edac_pmd_l1_check()
574 ctx->pmd * MAX_CPU_PER_PMD + cpu_idx, val, in xgene_edac_pmd_l1_check()
618 ctx->pmd * MAX_CPU_PER_PMD + cpu_idx, val, in xgene_edac_pmd_l1_check()
|
| /drivers/net/wireless/mediatek/mt76/ |
| A D | dma.c | 215 Q_WRITE(q, cpu_idx, 0); in __mt76_dma_queue_reset()
378 Q_WRITE(q, cpu_idx, q->head); in mt76_dma_kick_queue()
|
| A D | mt76.h | 209 u32 cpu_idx; member
|
| /drivers/scsi/cxgbi/cxgb3i/ |
| A D | cxgb3i.c | 1171 req->cpu_idx = 0; in ddp_setup_conn_pgidx()
1207 req->cpu_idx = 0; in ddp_setup_conn_digest()
|
| /drivers/net/wireless/mediatek/mt76/mt7603/ |
| A D | mac.c | 1546 dma_idx != readl(&q->regs->cpu_idx)) in mt7603_tx_hang()
|