Home
last modified time | relevance | path

Searched refs:cpuid (Results 1 – 25 of 71) sorted by relevance

123

/drivers/soc/tegra/
A Dflowctrl.c51 u32 flowctrl_read_cpu_csr(unsigned int cpuid) in flowctrl_read_cpu_csr() argument
53 u8 offset = flowctrl_offset_cpu_csr[cpuid]; in flowctrl_read_cpu_csr()
72 void flowctrl_cpu_suspend_enter(unsigned int cpuid) in flowctrl_cpu_suspend_enter() argument
77 reg = flowctrl_read_cpu_csr(cpuid); in flowctrl_cpu_suspend_enter()
85 reg |= TEGRA20_FLOW_CTRL_CSR_WFE_CPU0 << cpuid; in flowctrl_cpu_suspend_enter()
106 reg |= TEGRA20_FLOW_CTRL_CSR_WFE_CPU0 << cpuid; in flowctrl_cpu_suspend_enter()
109 reg |= TEGRA30_FLOW_CTRL_CSR_WFI_CPU0 << cpuid; in flowctrl_cpu_suspend_enter()
116 flowctrl_write_cpu_csr(cpuid, reg); in flowctrl_cpu_suspend_enter()
119 if (i == cpuid) in flowctrl_cpu_suspend_enter()
133 reg = flowctrl_read_cpu_csr(cpuid); in flowctrl_cpu_suspend_exit()
[all …]
/drivers/dma/
A Dcv1800b-dmamux.c47 #define DMAMUX_INT_BIT(chid, cpuid) \ argument
49 #define DMAMUX_INTEN_BIT(cpuid) \ argument
50 DMAMUX_INT_BIT(8, cpuid)
51 #define DMAMUX_INT_CH_BIT(chid, cpuid) \ argument
52 (DMAMUX_INT_BIT(chid, cpuid) | DMAMUX_INTEN_BIT(cpuid))
104 unsigned int chid, devid, cpuid; in cv1800_dmamux_route_allocate() local
113 cpuid = dma_spec->args[1]; in cv1800_dmamux_route_allocate()
121 if (cpuid > MAX_DMA_CPU_ID) { in cv1800_dmamux_route_allocate()
157 map->cpu = cpuid; in cv1800_dmamux_route_allocate()
164 DMAMUX_INT_CH_MASK(chid, cpuid), in cv1800_dmamux_route_allocate()
[all …]
/drivers/firmware/arm_scmi/vendors/imx/
A Dimx-sm-cpu.c45 __le32 cpuid; member
66 u32 cpuid) in scmi_imx_cpu_validate_cpuid() argument
70 if (cpuid >= info->nr_cpu) in scmi_imx_cpu_validate_cpuid()
77 u32 cpuid, bool start) in scmi_imx_cpu_start() argument
83 ret = scmi_imx_cpu_validate_cpuid(ph, cpuid); in scmi_imx_cpu_start()
96 put_unaligned_le32(cpuid, t->tx.buf); in scmi_imx_cpu_start()
105 u32 cpuid, u64 vector, bool start, in scmi_imx_cpu_reset_vector_set() argument
122 in->cpuid = cpu_to_le32(cpuid); in scmi_imx_cpu_reset_vector_set()
160 put_unaligned_le32(cpuid, t->tx.buf); in scmi_imx_cpu_started()
207 u32 cpuid) in scmi_imx_cpu_attributes_get() argument
[all …]
A Dimx-sm-lmm.c54 __le32 cpuid; member
135 u32 lmid, u32 cpuid, u32 flags, u64 vector) in scmi_imx_lmm_reset_vector_set() argument
148 in->cpuid = cpu_to_le32(cpuid); in scmi_imx_lmm_reset_vector_set()
/drivers/firmware/imx/
A Dsm-cpu.c16 int scmi_imx_cpu_reset_vector_set(u32 cpuid, u64 vector, bool start, bool boot, in scmi_imx_cpu_reset_vector_set() argument
22 return imx_cpu_ops->cpu_reset_vector_set(ph, cpuid, vector, start, in scmi_imx_cpu_reset_vector_set()
27 int scmi_imx_cpu_start(u32 cpuid, bool start) in scmi_imx_cpu_start() argument
33 return imx_cpu_ops->cpu_start(ph, cpuid, true); in scmi_imx_cpu_start()
35 return imx_cpu_ops->cpu_start(ph, cpuid, false); in scmi_imx_cpu_start()
39 int scmi_imx_cpu_started(u32 cpuid, bool *started) in scmi_imx_cpu_started() argument
47 return imx_cpu_ops->cpu_started(ph, cpuid, started); in scmi_imx_cpu_started()
A Dsm-lmm.c28 int scmi_imx_lmm_reset_vector_set(u32 lmid, u32 cpuid, u32 flags, u64 vector) in scmi_imx_lmm_reset_vector_set() argument
33 return imx_lmm_ops->lmm_reset_vector_set(ph, lmid, cpuid, flags, vector); in scmi_imx_lmm_reset_vector_set()
/drivers/firmware/psci/
A Dpsci.c239 err = invoke_psci_fn(fn, cpuid, 0, 0); in __psci_migrate()
243 static int psci_0_1_migrate(unsigned long cpuid) in psci_0_1_migrate() argument
248 static int psci_0_2_migrate(unsigned long cpuid) in psci_0_2_migrate() argument
438 unsigned long cpuid; in psci_debugfs_read() local
442 cpuid = psci_migrate_info_up_cpu(); in psci_debugfs_read()
444 cpuid, resident_cpu); in psci_debugfs_read()
599 unsigned long cpuid; in psci_init_migrate() local
620 cpuid = psci_migrate_info_up_cpu(); in psci_init_migrate()
621 if (cpuid & ~MPIDR_HWID_BITMASK) { in psci_init_migrate()
623 cpuid); in psci_init_migrate()
[all …]
/drivers/cpufreq/
A Dtegra194-cpufreq.c43 u32 cpuid; member
62 void (*get_cpu_cluster_id)(u32 cpu, u32 *cpuid, u32 *clusterid);
63 int (*get_cpu_ndiv)(u32 cpu, u32 cpuid, u32 clusterid, u64 *ndiv);
118 if (cpuid) in tegra234_get_cpu_cluster_id()
119 *cpuid = MPIDR_AFFINITY_LEVEL(mpidr, 1); in tegra234_get_cpu_cluster_id()
158 data->cpu_data[c->cpu].cpuid); in tegra234_read_counters()
213 if (cpuid) in tegra194_get_cpu_cluster_id()
214 *cpuid = MPIDR_AFFINITY_LEVEL(mpidr, 0); in tegra194_get_cpu_cluster_id()
688 u32 cpuid, clusterid; in tegra194_cpufreq_store_physids() local
696 data->soc->ops->get_cpu_cluster_id(cpu, &cpuid, &clusterid); in tegra194_cpufreq_store_physids()
[all …]
A Dp4-clockmod.c158 int cpuid = 0; in cpufreq_p4_cpu_init() local
166 cpuid = (c->x86 << 8) | (c->x86_model << 4) | c->x86_stepping; in cpufreq_p4_cpu_init()
167 switch (cpuid) { in cpufreq_p4_cpu_init()
A Dpmac64-cpufreq.c480 struct device_node *cpuid = NULL, *hwclock = NULL; in g5_pm72_cpufreq_init() local
490 cpuid = of_find_node_by_path("/u3@0,f8000000/i2c@f8001000/cpuid@a0"); in g5_pm72_cpufreq_init()
491 if (cpuid != NULL) in g5_pm72_cpufreq_init()
492 eeprom = of_get_property(cpuid, "cpuid", NULL); in g5_pm72_cpufreq_init()
640 of_node_put(cpuid); in g5_pm72_cpufreq_init()
A Dlongrun.c143 cpuid(0x80860007, &eax, &ebx, &ecx, &edx); in longrun_get()
211 cpuid(0x80860007, &eax, &ebx, &ecx, &edx); in longrun_determine_freqs()
222 cpuid(0x80860007, &eax, &ebx, &ecx, &edx); in longrun_determine_freqs()
/drivers/perf/
A Darm_pmu_acpi.c251 unsigned long cpuid = read_cpuid_id(); in arm_pmu_acpi_find_pmu() local
257 if (!pmu || pmu->acpi_cpuid != cpuid) in arm_pmu_acpi_find_pmu()
340 unsigned long cpuid) in arm_pmu_acpi_probe_matching_cpus() argument
347 if (cpu_cpuid == cpuid) in arm_pmu_acpi_probe_matching_cpus()
383 unsigned long cpuid; in arm_pmu_acpi_probe() local
397 cpuid = per_cpu(cpu_data, cpu).reg_midr; in arm_pmu_acpi_probe()
398 pmu->acpi_cpuid = cpuid; in arm_pmu_acpi_probe()
400 arm_pmu_acpi_probe_matching_cpus(pmu, cpuid); in arm_pmu_acpi_probe()
A Darm_pmu_platform.c29 unsigned int cpuid = read_cpuid_id(); in probe_current_pmu() local
35 if ((cpuid & info->mask) != info->cpuid) in probe_current_pmu()
/drivers/hwtracing/coresight/
A Dcoresight-cti-platform.c178 int cpuid = 0; in cti_plat_create_v8_connections() local
183 cpuid = cti_plat_get_cpu_at_node(dev_fwnode(dev)); in cti_plat_create_v8_connections()
184 if (cpuid < 0) { in cti_plat_create_v8_connections()
189 cti_dev->cpu = cpuid; in cti_plat_create_v8_connections()
204 scnprintf(cpu_name_str, sizeof(cpu_name_str), "cpu%d", cpuid); in cti_plat_create_v8_connections()
345 int cpuid = -1, err = 0; in cti_plat_create_connection() local
392 cpuid = cti_plat_get_cpu_at_node(fwnode); in cti_plat_create_connection()
393 if (cpuid >= 0) { in cti_plat_create_connection()
394 drvdata->ctidev.cpu = cpuid; in cti_plat_create_connection()
395 scnprintf(cpu_name_str, sizeof(cpu_name_str), "cpu%d", cpuid); in cti_plat_create_connection()
/drivers/base/
A Darch_topology.c738 void update_siblings_masks(unsigned int cpuid) in update_siblings_masks() argument
743 ret = detect_cache_attributes(cpuid); in update_siblings_masks()
751 if (last_level_cache_is_shared(cpu, cpuid)) { in update_siblings_masks()
753 cpumask_set_cpu(cpuid, &cpu_topo->llc_sibling); in update_siblings_masks()
759 cpumask_set_cpu(cpuid, &cpu_topo->core_sibling); in update_siblings_masks()
767 cpumask_set_cpu(cpuid, &cpu_topo->cluster_sibling); in update_siblings_masks()
773 cpumask_set_cpu(cpuid, &cpu_topo->thread_sibling); in update_siblings_masks()
860 void store_cpu_topology(unsigned int cpuid) in store_cpu_topology() argument
868 cpuid_topo->core_id = cpuid; in store_cpu_topology()
869 cpuid_topo->package_id = cpu_to_node(cpuid); in store_cpu_topology()
[all …]
A Dcpu.c42 int cpuid = cpu->dev.id; in change_cpu_under_node() local
43 unregister_cpu_under_node(cpuid, from_nid); in change_cpu_under_node()
44 register_cpu_under_node(cpuid, to_nid); in change_cpu_under_node()
51 int cpuid = dev->id; in cpu_subsys_online() local
56 from_nid = cpu_to_node(cpuid); in cpu_subsys_online()
82 to_nid = cpu_to_node(cpuid); in cpu_subsys_online()
/drivers/scsi/qla2xxx/
A Dqla_inline.h330 qla_cpu_update(struct qla_qpair *qpair, uint16_t cpuid) in qla_cpu_update() argument
332 qpair->cpuid = cpuid; in qla_cpu_update()
338 h->cpuid = qpair->cpuid; in qla_cpu_update()
580 int cpuid = raw_smp_processor_id(); in qla_mapq_nvme_select_qpair() local
582 if (qpair->cpuid != cpuid && in qla_mapq_nvme_select_qpair()
583 ha->qp_cpu_map[cpuid]) { in qla_mapq_nvme_select_qpair()
584 qpair = ha->qp_cpu_map[cpuid]; in qla_mapq_nvme_select_qpair()
602 qpair->cpuid = cpumask_first(mask); in qla_mapq_init_qp_cpu_map()
606 msix->cpuid = qpair->cpuid; in qla_mapq_init_qp_cpu_map()
/drivers/clocksource/
A Dtimer-riscv.c209 int cpuid, error; in riscv_timer_init_dt() local
220 cpuid = riscv_hartid_to_cpuid(hartid); in riscv_timer_init_dt()
221 if (cpuid < 0) { in riscv_timer_init_dt()
223 return cpuid; in riscv_timer_init_dt()
226 if (cpuid != smp_processor_id()) in riscv_timer_init_dt()
/drivers/soc/samsung/
A Dexynos-asv.c85 int ret, cpuid; in exynos_asv_update_opps() local
87 for_each_possible_cpu(cpuid) { in exynos_asv_update_opps()
90 cpu = get_cpu_device(cpuid); in exynos_asv_update_opps()
110 cpuid); in exynos_asv_update_opps()
/drivers/irqchip/
A Dirq-gic-v5-irs.c371 int gicv5_irs_cpu_to_iaffid(int cpuid, u16 *iaffid) in gicv5_irs_cpu_to_iaffid() argument
373 if (!per_cpu(cpu_iaffid, cpuid).valid) { in gicv5_irs_cpu_to_iaffid()
374 pr_err("IAFFID for CPU %d has not been initialised\n", cpuid); in gicv5_irs_cpu_to_iaffid()
378 *iaffid = per_cpu(cpu_iaffid, cpuid).iaffid; in gicv5_irs_cpu_to_iaffid()
503 int gicv5_irs_register_cpu(int cpuid) in gicv5_irs_register_cpu() argument
510 ret = gicv5_irs_cpu_to_iaffid(cpuid, &iaffid); in gicv5_irs_register_cpu()
512 pr_err("IAFFID for CPU %d has not been initialised\n", cpuid); in gicv5_irs_register_cpu()
516 irs_data = per_cpu(per_cpu_irs_data, cpuid); in gicv5_irs_register_cpu()
518 pr_err("No IRS associated with CPU %u\n", cpuid); in gicv5_irs_register_cpu()
538 pr_debug("CPU %d enabled PE IAFFID 0x%x\n", cpuid, iaffid); in gicv5_irs_register_cpu()
A Dirq-armada-370-xp.c124 #define MPIC_INT_IRQ_FIQ_MASK(cpuid) ((BIT(0) | BIT(8)) << (cpuid)) argument
385 u32 cpuid; in mpic_perf_init() local
394 cpuid = cpu_logical_map(smp_processor_id()); in mpic_perf_init()
397 writel(MPIC_INT_CAUSE_PERF(cpuid), mpic->per_cpu + MPIC_INT_FABRIC_MASK); in mpic_perf_init()
675 u32 irqsrc, cpuid; in mpic_handle_cascade_irq() local
681 cpuid = cpu_logical_map(smp_processor_id()); in mpic_handle_cascade_irq()
689 if (!(irqsrc & MPIC_INT_IRQ_FIQ_MASK(cpuid))) in mpic_handle_cascade_irq()
A Dirq-vf610-mscm-ir.c183 int ret, cpuid; in vf610_mscm_ir_of_init() local
209 regmap_read(mscm_cp_regmap, MSCM_CPxNUM, &cpuid); in vf610_mscm_ir_of_init()
210 mscm_ir_data->cpu_mask = 0x1 << cpuid; in vf610_mscm_ir_of_init()
/drivers/misc/sgi-xp/
A Dxp_uv.c82 xp_cpu_to_nasid_uv(int cpuid) in xp_cpu_to_nasid_uv() argument
85 return UV_PNODE_TO_NASID(uv_cpu_to_pnode(cpuid)); in xp_cpu_to_nasid_uv()
/drivers/net/ethernet/intel/i40e/
A Di40e_lan_hmc.h23 u16 cpuid; /* bigger than needed, see above for reason */ member
63 u8 cpuid; member
/drivers/soc/ux500/
A Dux500-soc-id.c85 unsigned int cpuid = read_cpuid_id(); in ux500_setup_id() local
89 switch (cpuid) { in ux500_setup_id()

Completed in 53 milliseconds

123