Home
last modified time | relevance | path

Searched refs:crtc_timing (Results 1 – 25 of 26) sorted by relevance

12

/drivers/gpu/drm/amd/display/dc/dio/dcn35/
A Ddcn35_dio_stream_encoder.c53 struct dc_crtc_timing *crtc_timing, in enc35_stream_encoder_dvi_set_stream_attribute() argument
66 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc35_stream_encoder_dvi_set_stream_attribute()
85 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc35_stream_encoder_dvi_set_stream_attribute()
86 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888); in enc35_stream_encoder_dvi_set_stream_attribute()
87 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc35_stream_encoder_dvi_set_stream_attribute()
92 struct dc_crtc_timing *crtc_timing, in enc35_stream_encoder_hdmi_set_stream_attribute() argument
138 switch (crtc_timing->display_color_depth) { in enc35_stream_encoder_hdmi_set_stream_attribute()
143 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc35_stream_encoder_hdmi_set_stream_attribute()
154 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc35_stream_encoder_hdmi_set_stream_attribute()
181 } else if (crtc_timing->flags.LTE_340MCSC_SCRAMBLE) { in enc35_stream_encoder_hdmi_set_stream_attribute()
[all …]
/drivers/gpu/drm/amd/display/dc/dio/dcn314/
A Ddcn314_dio_stream_encoder.c107 struct dc_crtc_timing *crtc_timing, in enc314_stream_encoder_dvi_set_stream_attribute() argument
120 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc314_stream_encoder_dvi_set_stream_attribute()
139 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc314_stream_encoder_dvi_set_stream_attribute()
140 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888); in enc314_stream_encoder_dvi_set_stream_attribute()
141 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc314_stream_encoder_dvi_set_stream_attribute()
147 struct dc_crtc_timing *crtc_timing, in enc314_stream_encoder_hdmi_set_stream_attribute() argument
180 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc314_stream_encoder_hdmi_set_stream_attribute()
192 switch (crtc_timing->display_color_depth) { in enc314_stream_encoder_hdmi_set_stream_attribute()
197 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc314_stream_encoder_hdmi_set_stream_attribute()
208 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc314_stream_encoder_hdmi_set_stream_attribute()
[all …]
A Ddcn314_dio_stream_encoder.h317 struct dc_crtc_timing *crtc_timing,
322 struct dc_crtc_timing *crtc_timing,
/drivers/gpu/drm/amd/display/dc/dio/dcn32/
A Ddcn32_dio_stream_encoder.c65 struct dc_crtc_timing *crtc_timing, in enc32_stream_encoder_dvi_set_stream_attribute() argument
78 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc32_stream_encoder_dvi_set_stream_attribute()
97 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc32_stream_encoder_dvi_set_stream_attribute()
98 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888); in enc32_stream_encoder_dvi_set_stream_attribute()
99 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc32_stream_encoder_dvi_set_stream_attribute()
105 struct dc_crtc_timing *crtc_timing, in enc32_stream_encoder_hdmi_set_stream_attribute() argument
138 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc32_stream_encoder_hdmi_set_stream_attribute()
150 switch (crtc_timing->display_color_depth) { in enc32_stream_encoder_hdmi_set_stream_attribute()
155 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc32_stream_encoder_hdmi_set_stream_attribute()
166 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc32_stream_encoder_hdmi_set_stream_attribute()
[all …]
/drivers/gpu/drm/amd/display/dc/dio/dcn401/
A Ddcn401_dio_stream_encoder.c65 struct dc_crtc_timing *crtc_timing, in enc401_stream_encoder_dvi_set_stream_attribute() argument
78 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc401_stream_encoder_dvi_set_stream_attribute()
97 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc401_stream_encoder_dvi_set_stream_attribute()
98 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888); in enc401_stream_encoder_dvi_set_stream_attribute()
105 struct dc_crtc_timing *crtc_timing, in enc401_stream_encoder_hdmi_set_stream_attribute() argument
150 switch (crtc_timing->display_color_depth) { in enc401_stream_encoder_hdmi_set_stream_attribute()
193 } else if (crtc_timing->flags.LTE_340MCSC_SCRAMBLE) { in enc401_stream_encoder_hdmi_set_stream_attribute()
439 struct dc_crtc_timing *crtc_timing, in enc401_stream_encoder_dp_set_stream_attribute() argument
459 struct dc_crtc_timing hw_crtc_timing = *crtc_timing; in enc401_stream_encoder_dp_set_stream_attribute()
845 struct dc_crtc_timing *crtc_timing) in enc401_stream_encoder_set_stream_attribute_helper() argument
[all …]
A Ddcn401_dio_stream_encoder.h210 struct dc_crtc_timing *crtc_timing);
213 struct dc_crtc_timing *crtc_timing,
219 struct dc_crtc_timing *crtc_timing,
237 struct dc_crtc_timing *crtc_timing,
/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_stream_encoder.c269 struct dc_crtc_timing *crtc_timing, in dce110_stream_encoder_dp_set_stream_attribute() argument
285 struct dc_crtc_timing hw_crtc_timing = *crtc_timing; in dce110_stream_encoder_dp_set_stream_attribute()
505 struct dc_crtc_timing *crtc_timing) in dce110_stream_encoder_set_stream_attribute_helper() argument
508 switch (crtc_timing->pixel_encoding) { in dce110_stream_encoder_set_stream_attribute_helper()
518 switch (crtc_timing->pixel_encoding) { in dce110_stream_encoder_set_stream_attribute_helper()
534 struct dc_crtc_timing *crtc_timing, in dce110_stream_encoder_hdmi_set_stream_attribute() argument
570 switch (crtc_timing->display_color_depth) { in dce110_stream_encoder_hdmi_set_stream_attribute()
651 struct dc_crtc_timing *crtc_timing, in dce110_stream_encoder_dvi_set_stream_attribute() argument
662 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in dce110_stream_encoder_dvi_set_stream_attribute()
677 struct dc_crtc_timing *crtc_timing) in dce110_stream_encoder_lvds_set_stream_attribute() argument
[all …]
A Ddce_link_encoder.c715 const struct dc_crtc_timing *crtc_timing) in dce110_link_encoder_validate_dvi_output() argument
730 if (crtc_timing->pixel_encoding != PIXEL_ENCODING_RGB) in dce110_link_encoder_validate_dvi_output()
737 crtc_timing->pix_clk_100hz > (TMDS_MAX_PIXEL_CLOCK * 10)) in dce110_link_encoder_validate_dvi_output()
742 if (crtc_timing->pix_clk_100hz > (max_pixel_clock * 10)) in dce110_link_encoder_validate_dvi_output()
746 switch (crtc_timing->display_color_depth) { in dce110_link_encoder_validate_dvi_output()
764 const struct dc_crtc_timing *crtc_timing, in dce110_link_encoder_validate_hdmi_output() argument
770 if (max_deep_color < crtc_timing->display_color_depth) in dce110_link_encoder_validate_hdmi_output()
773 if (crtc_timing->display_color_depth < COLOR_DEPTH_888) in dce110_link_encoder_validate_hdmi_output()
784 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce110_link_encoder_validate_hdmi_output()
792 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce110_link_encoder_validate_hdmi_output()
[all …]
A Ddce_link_encoder.h216 const struct dc_crtc_timing *crtc_timing);
220 const struct dc_crtc_timing *crtc_timing);
224 const struct dc_crtc_timing *crtc_timing);
228 const struct dc_crtc_timing *crtc_timing);
/drivers/gpu/drm/amd/display/dc/dio/dcn30/
A Ddcn30_dio_stream_encoder.c530 struct dc_crtc_timing *crtc_timing, in enc3_stream_encoder_dvi_set_stream_attribute() argument
543 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc3_stream_encoder_dvi_set_stream_attribute()
568 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc3_stream_encoder_dvi_set_stream_attribute()
569 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888); in enc3_stream_encoder_dvi_set_stream_attribute()
570 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc3_stream_encoder_dvi_set_stream_attribute()
576 struct dc_crtc_timing *crtc_timing, in enc3_stream_encoder_hdmi_set_stream_attribute() argument
615 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing); in enc3_stream_encoder_hdmi_set_stream_attribute()
627 switch (crtc_timing->display_color_depth) { in enc3_stream_encoder_hdmi_set_stream_attribute()
632 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc3_stream_encoder_hdmi_set_stream_attribute()
643 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) { in enc3_stream_encoder_hdmi_set_stream_attribute()
[all …]
/drivers/gpu/drm/amd/display/dc/dio/dcn10/
A Ddcn10_stream_encoder.c247 struct dc_crtc_timing *crtc_timing, in enc1_stream_encoder_dp_set_stream_attribute() argument
263 struct dc_crtc_timing hw_crtc_timing = *crtc_timing; in enc1_stream_encoder_dp_set_stream_attribute()
466 struct dc_crtc_timing *crtc_timing) in enc1_stream_encoder_set_stream_attribute_helper() argument
468 switch (crtc_timing->pixel_encoding) { in enc1_stream_encoder_set_stream_attribute_helper()
482 struct dc_crtc_timing *crtc_timing, in enc1_stream_encoder_hdmi_set_stream_attribute() argument
512 switch (crtc_timing->display_color_depth) { in enc1_stream_encoder_hdmi_set_stream_attribute()
566 } else if (crtc_timing->flags.LTE_340MCSC_SCRAMBLE) { in enc1_stream_encoder_hdmi_set_stream_attribute()
602 struct dc_crtc_timing *crtc_timing, in enc1_stream_encoder_dvi_set_stream_attribute() argument
613 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc1_stream_encoder_dvi_set_stream_attribute()
620 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB); in enc1_stream_encoder_dvi_set_stream_attribute()
[all …]
A Ddcn10_link_encoder.c567 const struct dc_crtc_timing *crtc_timing) in dcn10_link_encoder_validate_dvi_output() argument
582 if (crtc_timing->pixel_encoding != PIXEL_ENCODING_RGB) in dcn10_link_encoder_validate_dvi_output()
589 crtc_timing->pix_clk_100hz > (TMDS_MAX_PIXEL_CLOCK * 10)) in dcn10_link_encoder_validate_dvi_output()
594 if (crtc_timing->pix_clk_100hz > (max_pixel_clock * 10)) in dcn10_link_encoder_validate_dvi_output()
598 switch (crtc_timing->display_color_depth) { in dcn10_link_encoder_validate_dvi_output()
616 const struct dc_crtc_timing *crtc_timing, in dcn10_link_encoder_validate_hdmi_output() argument
628 if (max_deep_color < crtc_timing->display_color_depth) in dcn10_link_encoder_validate_hdmi_output()
631 if (crtc_timing->display_color_depth < COLOR_DEPTH_888) in dcn10_link_encoder_validate_hdmi_output()
642 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dcn10_link_encoder_validate_hdmi_output()
650 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dcn10_link_encoder_validate_hdmi_output()
[all …]
A Ddcn10_link_encoder.h546 const struct dc_crtc_timing *crtc_timing);
550 const struct dc_crtc_timing *crtc_timing);
554 const struct dc_crtc_timing *crtc_timing);
558 const struct dc_crtc_timing *crtc_timing);
A Ddcn10_stream_encoder.h644 struct dc_crtc_timing *crtc_timing,
651 struct dc_crtc_timing *crtc_timing,
657 struct dc_crtc_timing *crtc_timing,
726 struct dc_crtc_timing *crtc_timing);
/drivers/gpu/drm/amd/display/dc/inc/hw/
A Dstream_encoder.h136 struct dc_crtc_timing *crtc_timing,
143 struct dc_crtc_timing *crtc_timing,
149 struct dc_crtc_timing *crtc_timing,
154 struct dc_crtc_timing *crtc_timing);
317 struct dc_crtc_timing *crtc_timing,
/drivers/gpu/drm/amd/display/dc/virtual/
A Dvirtual_stream_encoder.c31 struct dc_crtc_timing *crtc_timing, in virtual_stream_encoder_dp_set_stream_attribute() argument
38 struct dc_crtc_timing *crtc_timing, in virtual_stream_encoder_hdmi_set_stream_attribute() argument
44 struct dc_crtc_timing *crtc_timing, in virtual_stream_encoder_dvi_set_stream_attribute() argument
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_edp_panel_control.h70 struct dc_crtc_timing *crtc_timing);
A Dlink_edp_panel_control.c350 struct dc_crtc_timing *crtc_timing) in edp_is_ilr_optimization_required() argument
358 ASSERT(link || crtc_timing); // invalid input in edp_is_ilr_optimization_required()
381 req_bw = dc_bandwidth_in_kbps_from_timing(crtc_timing, dc_link_get_highest_encoding_format(link)); in edp_is_ilr_optimization_required()
383 if (!crtc_timing->flags.DSC) in edp_is_ilr_optimization_required()
/drivers/gpu/drm/amd/display/dc/dio/dcn20/
A Ddcn20_stream_encoder.c564 struct dc_crtc_timing *crtc_timing, in enc2_stream_encoder_dp_set_stream_attribute() argument
572 crtc_timing, in enc2_stream_encoder_dp_set_stream_attribute()
A Ddcn20_stream_encoder.h101 struct dc_crtc_timing *crtc_timing,
/drivers/gpu/drm/amd/display/dc/core/
A Ddc.c1749 struct dc_crtc_timing *crtc_timing) in dc_validate_boot_timing() argument
1821 if (crtc_timing->h_total != hw_crtc_timing.h_total) { in dc_validate_boot_timing()
1826 if (crtc_timing->h_border_left != hw_crtc_timing.h_border_left) { in dc_validate_boot_timing()
1831 if (crtc_timing->h_addressable != hw_crtc_timing.h_addressable) { in dc_validate_boot_timing()
1841 if (crtc_timing->h_front_porch != hw_crtc_timing.h_front_porch) { in dc_validate_boot_timing()
1846 if (crtc_timing->h_sync_width != hw_crtc_timing.h_sync_width) { in dc_validate_boot_timing()
1851 if (crtc_timing->v_total != hw_crtc_timing.v_total) { in dc_validate_boot_timing()
1856 if (crtc_timing->v_border_top != hw_crtc_timing.v_border_top) { in dc_validate_boot_timing()
1876 if (crtc_timing->v_sync_width != hw_crtc_timing.v_sync_width) { in dc_validate_boot_timing()
1882 if (crtc_timing->flags.DSC) { in dc_validate_boot_timing()
[all …]
/drivers/gpu/drm/amd/display/dc/hpo/dcn31/
A Ddcn31_hpo_dp_stream_encoder.c186 struct dc_crtc_timing *crtc_timing, in dcn31_hpo_dp_stream_enc_set_stream_attribute() argument
207 struct dc_crtc_timing hw_crtc_timing = *crtc_timing; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/hwss/dce110/
A Ddce110_hwseq.c1328 struct dc_crtc_timing *crtc_timing = &pipe_ctx->stream->timing; in populate_audio_dp_link_info() local
1330 uint32_t h_active = crtc_timing->h_addressable + crtc_timing->h_border_left in populate_audio_dp_link_info()
1331 + crtc_timing->h_border_right; in populate_audio_dp_link_info()
1332 uint32_t h_blank = crtc_timing->h_total - h_active; in populate_audio_dp_link_info()
1336 if (crtc_timing->flags.DSC) { in populate_audio_dp_link_info()
1337 bpp = crtc_timing->dsc_cfg.bits_per_pixel; in populate_audio_dp_link_info()
1344 switch (crtc_timing->display_color_depth) { in populate_audio_dp_link_info()
1362 switch (crtc_timing->pixel_encoding) { in populate_audio_dp_link_info()
/drivers/gpu/drm/amd/display/dc/inc/
A Dlink.h301 struct dc_crtc_timing *crtc_timing);
/drivers/gpu/drm/amd/display/dc/link/
A Dlink_validation.c553 const struct dc_crtc_timing *timing = audio_params->crtc_timing; in dp_required_hblank_size_bytes()

Completed in 78 milliseconds

12