Home
last modified time | relevance | path

Searched refs:ctrl0 (Results 1 – 25 of 30) sorted by relevance

12

/drivers/crypto/bcm/
A Dspu2.c344 if (ctrl0 & SPU2_HASH_FIRST) in spu2_dump_fmd_ctrl0()
349 if (ctrl0 & SPU2_CHK_TAG) in spu2_dump_fmd_ctrl0()
560 u64 ctrl0; in spu2_fmd_init() local
590 fmd->ctrl0 = cpu_to_le64(ctrl0); in spu2_fmd_init()
618 u64 ctrl0 = 0; in spu2_fmd_ctrl0_write() local
630 ctrl0 |= SPU2_HASH_FIRST; in spu2_fmd_ctrl0_write()
633 ctrl0 |= SPU2_CHK_TAG; in spu2_fmd_ctrl0_write()
638 fmd->ctrl0 = cpu_to_le64(ctrl0); in spu2_fmd_ctrl0_write()
1191 u64 ctrl0; in spu2_cipher_req_finish() local
1209 ctrl0 = le64_to_cpu(fmd->ctrl0); in spu2_cipher_req_finish()
[all …]
A Dspu2.h76 __le64 ctrl0; member
/drivers/input/rmi4/
A Drmi_f01.c117 u8 ctrl0; member
412 &f01->device_control.ctrl0); in rmi_f01_probe()
425 f01->device_control.ctrl0 |= RMI_F01_CTRL0_NOSLEEP_BIT; in rmi_f01_probe()
444 f01->device_control.ctrl0); in rmi_f01_probe()
590 f01->device_control.ctrl0); in rmi_f01_config()
637 f01->device_control.ctrl0 & RMI_F01_CTRL0_NOSLEEP_BIT; in rmi_f01_suspend()
642 f01->device_control.ctrl0 |= RMI_SLEEP_MODE_RESERVED1; in rmi_f01_suspend()
647 f01->device_control.ctrl0); in rmi_f01_suspend()
653 f01->device_control.ctrl0 |= RMI_SLEEP_MODE_NORMAL; in rmi_f01_suspend()
669 f01->device_control.ctrl0 |= RMI_SLEEP_MODE_NORMAL; in rmi_f01_resume()
[all …]
/drivers/media/platform/renesas/vsp1/
A Dvsp1_sru.c41 u32 ctrl0; member
56 .ctrl0 = VI6_SRU_CTRL0_PARAMS(256, 4) | VI6_SRU_CTRL0_EN,
59 .ctrl0 = VI6_SRU_CTRL0_PARAMS(256, 4) | VI6_SRU_CTRL0_EN,
62 .ctrl0 = VI6_SRU_CTRL0_PARAMS(384, 5) | VI6_SRU_CTRL0_EN,
65 .ctrl0 = VI6_SRU_CTRL0_PARAMS(384, 5) | VI6_SRU_CTRL0_EN,
284 u32 ctrl0; in sru_configure_stream() local
290 ctrl0 = VI6_SRU_CTRL0_PARAM2 | VI6_SRU_CTRL0_PARAM3 in sru_configure_stream()
293 ctrl0 = VI6_SRU_CTRL0_PARAM3; in sru_configure_stream()
296 ctrl0 |= VI6_SRU_CTRL0_MODE_UPSCALE; in sru_configure_stream()
300 ctrl0 |= param->ctrl0; in sru_configure_stream()
[all …]
/drivers/phy/samsung/
A Dphy-exynos5250-usb2.c198 u32 ctrl0; in exynos5250_power_on() local
242 ctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0); in exynos5250_power_on()
244 ctrl0 &= ~EXYNOS_5250_HOSTPHYCTRL0_FSEL_MASK; in exynos5250_power_on()
245 ctrl0 |= drv->ref_reg_val << in exynos5250_power_on()
249 ctrl0 &= ~(EXYNOS_5250_HOSTPHYCTRL0_PHYSWRST | in exynos5250_power_on()
254 ctrl0 |= EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST | in exynos5250_power_on()
257 writel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0); in exynos5250_power_on()
259 ctrl0 &= ~(EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST | in exynos5250_power_on()
261 writel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0); in exynos5250_power_on()
324 u32 ctrl0; in exynos5250_power_off() local
[all …]
/drivers/media/platform/nxp/
A Dimx-pxp.c763 u32 ctrl0; in pxp_imx6ull_data_path_ctrl0() local
765 ctrl0 = 0; in pxp_imx6ull_data_path_ctrl0()
775 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX9_SEL(3); in pxp_imx6ull_data_path_ctrl0()
777 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX8_SEL(0); in pxp_imx6ull_data_path_ctrl0()
778 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX7_SEL(3); in pxp_imx6ull_data_path_ctrl0()
788 return ctrl0; in pxp_imx6ull_data_path_ctrl0()
793 u32 ctrl0; in pxp_imx7d_data_path_ctrl0() local
795 ctrl0 = 0; in pxp_imx7d_data_path_ctrl0()
819 return ctrl0; in pxp_imx7d_data_path_ctrl0()
825 u32 ctrl0; in pxp_set_data_path() local
[all …]
/drivers/pinctrl/intel/
A Dpinctrl-cherryview.c630 u32 ctrl0, ctrl1; in chv_pin_dbg_show() local
637 if (ctrl0 & CHV_PADCTRL0_GPIOEN) { in chv_pin_dbg_show()
809 u32 ctrl0; in chv_gpio_set_direction() local
838 u32 ctrl0, ctrl1; in chv_config_get() local
920 u32 ctrl0, pull; in chv_config_set_pull() local
966 ctrl0 |= pull; in chv_config_set_pull()
1102 u32 ctrl0, cfg; in chv_gpio_get() local
1118 u32 ctrl0; in chv_gpio_set() local
1125 ctrl0 |= CHV_PADCTRL0_GPIOTXSTATE; in chv_gpio_set()
1127 ctrl0 &= ~CHV_PADCTRL0_GPIOTXSTATE; in chv_gpio_set()
[all …]
/drivers/mmc/host/
A Dmxs-mmc.c87 u32 ctrl0, ctrl1; in mxs_mmc_reset() local
94 ctrl0 = BM_SSP_CTRL0_IGNORE_CRC; in mxs_mmc_reset()
111 ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK; in mxs_mmc_reset()
115 writel(ctrl0, ssp->base + HW_SSP_CTRL0); in mxs_mmc_reset()
253 u32 ctrl0, cmd0, cmd1; in mxs_mmc_bc() local
260 ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK; in mxs_mmc_bc()
264 ssp->ssp_pio_words[0] = ctrl0; in mxs_mmc_bc()
288 u32 ctrl0, cmd0, cmd1; in mxs_mmc_ac() local
309 ssp->ssp_pio_words[0] = ctrl0; in mxs_mmc_ac()
360 u32 ctrl0, cmd0, cmd1, val; in mxs_mmc_adtc() local
[all …]
/drivers/net/can/cc770/
A Dcc770.c144 cc770_write_reg(priv, msgobj[mo].ctrl0, in enable_all_objs()
163 cc770_write_reg(priv, msgobj[mo].ctrl0, in enable_all_objs()
184 cc770_write_reg(priv, msgobj[mo].ctrl0, in disable_all_objs()
192 cc770_write_reg(priv, msgobj[mo].ctrl0, in disable_all_objs()
264 cc770_write_reg(priv, msgobj[mo].ctrl0, in chipset_init()
267 cc770_write_reg(priv, msgobj[mo].ctrl0, in chipset_init()
398 cc770_write_reg(priv, msgobj[mo].ctrl0, in cc770_tx()
423 cc770_write_reg(priv, msgobj[mo].ctrl0, in cc770_tx()
644 u8 ctrl0, ctrl1; in cc770_rtr_interrupt() local
648 ctrl0 = cc770_read_reg(priv, msgobj[mo].ctrl0); in cc770_rtr_interrupt()
[all …]
A Dcc770.h14 u8 ctrl0; member
/drivers/spi/
A Dspi-mxs.c175 u32 ctrl0; in mxs_spi_txrx_dma() local
192 ctrl0 = readl(ssp->base + HW_SSP_CTRL0); in mxs_spi_txrx_dma()
193 ctrl0 &= ~(BM_SSP_CTRL0_XFER_COUNT | BM_SSP_CTRL0_IGNORE_CRC | in mxs_spi_txrx_dma()
195 ctrl0 |= BM_SSP_CTRL0_DATA_XFER; in mxs_spi_txrx_dma()
198 ctrl0 |= BM_SSP_CTRL0_READ; in mxs_spi_txrx_dma()
210 ctrl0 |= BM_SSP_CTRL0_IGNORE_CRC; in mxs_spi_txrx_dma()
213 ctrl0 &= ~BM_SSP_CTRL0_XFER_COUNT; in mxs_spi_txrx_dma()
214 ctrl0 |= min; in mxs_spi_txrx_dma()
217 dma_xfer[sg_count].pio[0] = ctrl0; in mxs_spi_txrx_dma()
/drivers/thermal/
A Darmada_thermal.c324 u32 ctrl0; in armada_select_channel() local
333 regmap_read(priv->syscon, data->syscon_control0_off, &ctrl0); in armada_select_channel()
334 ctrl0 &= ~CONTROL0_TSEN_START; in armada_select_channel()
335 regmap_write(priv->syscon, data->syscon_control0_off, ctrl0); in armada_select_channel()
338 ctrl0 &= ~(CONTROL0_TSEN_MODE_MASK << CONTROL0_TSEN_MODE_SHIFT); in armada_select_channel()
343 ctrl0 |= CONTROL0_TSEN_MODE_EXTERNAL << in armada_select_channel()
346 ctrl0 &= ~(CONTROL0_TSEN_CHAN_MASK << CONTROL0_TSEN_CHAN_SHIFT); in armada_select_channel()
347 ctrl0 |= (channel - 1) << CONTROL0_TSEN_CHAN_SHIFT; in armada_select_channel()
351 regmap_write(priv->syscon, data->syscon_control0_off, ctrl0); in armada_select_channel()
355 ctrl0 |= CONTROL0_TSEN_START; in armada_select_channel()
[all …]
/drivers/media/platform/raspberrypi/rp1-cfe/
A Ddphy.c48 u32 ctrl0 = dw_csi2_host_read(dphy, DPHY_PHY_TST_CTRL0); in set_tstclr() local
50 dw_csi2_host_write(dphy, DPHY_PHY_TST_CTRL0, (ctrl0 & ~1) | val); in set_tstclr()
55 u32 ctrl0 = dw_csi2_host_read(dphy, DPHY_PHY_TST_CTRL0); in set_tstclk() local
57 dw_csi2_host_write(dphy, DPHY_PHY_TST_CTRL0, (ctrl0 & ~2) | (val << 1)); in set_tstclk()
/drivers/iio/proximity/
A Dsx9310.c758 unsigned int ctrl0; in sx9310_init_compensation() local
760 ret = regmap_read(data->regmap, SX9310_REG_PROX_CTRL0, &ctrl0); in sx9310_init_compensation()
766 ctrl0 | SX9310_REG_PROX_CTRL0_SENSOREN_MASK); in sx9310_init_compensation()
776 regmap_write(data->regmap, SX9310_REG_PROX_CTRL0, ctrl0); in sx9310_init_compensation()
944 u8 ctrl0; in sx9310_suspend() local
955 ctrl0 = data->suspend_ctrl & ~SX9310_REG_PROX_CTRL0_SENSOREN_MASK; in sx9310_suspend()
956 ret = regmap_write(data->regmap, SX9310_REG_PROX_CTRL0, ctrl0); in sx9310_suspend()
/drivers/net/wireless/realtek/rtw89/
A Dpci_be.c411 u32 ctrl0, cfg0, cfg1, dec_ctrl, idle_ltcy, act_ltcy, dis_ltcy; in rtw89_pci_ltr_set_v2() local
413 ctrl0 = rtw89_read32(rtwdev, R_BE_LTR_CTRL_0); in rtw89_pci_ltr_set_v2()
414 if (rtw89_pci_ltr_is_err_reg_val(ctrl0)) in rtw89_pci_ltr_set_v2()
437 ctrl0 |= B_BE_LTR_HW_EN; in rtw89_pci_ltr_set_v2()
441 ctrl0 &= ~B_BE_LTR_HW_EN; in rtw89_pci_ltr_set_v2()
460 rtw89_write32(rtwdev, R_BE_LTR_CTRL_0, ctrl0); in rtw89_pci_ltr_set_v2()
/drivers/power/supply/
A Dtps65090-charger.c64 uint8_t ctrl0 = 0; in tps65090_enable_charging() local
70 &ctrl0); in tps65090_enable_charging()
78 (ctrl0 | TPS65090_CHARGER_ENABLE)); in tps65090_enable_charging()
/drivers/net/ethernet/huawei/hinic/
A Dhinic_hw_eqs.c425 u32 val, ctrl0; in get_ctrl0_val() local
438 ctrl0 = HINIC_AEQ_CTRL_0_SET(msix_entry->entry, INT_IDX) | in get_ctrl0_val()
444 val |= ctrl0; in get_ctrl0_val()
457 ctrl0 = HINIC_CEQ_CTRL_0_SET(msix_entry->entry, INTR_IDX) | in get_ctrl0_val()
464 val |= ctrl0; in get_ctrl0_val()
552 ceq_ctrl.ctrl0 = get_ctrl0_val(eq, addr); in set_ceq_ctrl_reg()
A Dhinic_hw_dev.h330 u32 ctrl0; member
/drivers/net/ethernet/chelsio/inline_crypto/ch_ipsec/
A Dchcr_ipsec.c462 u32 ctrl0, qidx; in copy_cpltx_pktxt() local
478 ctrl0 = TXPKT_OPCODE_V(CPL_TX_PKT_XT) | TXPKT_INTF_V(pi->tx_chan) | in copy_cpltx_pktxt()
485 cpl->ctrl0 = htonl(ctrl0); in copy_cpltx_pktxt()
/drivers/media/i2c/
A Dds90ub953.c976 u8 ctrl0, ctrl1; in ub953_clkout_recalc_rate() local
983 ret = ub953_read(priv, UB953_REG_CLKOUT_CTRL0, &ctrl0, NULL); in ub953_clkout_recalc_rate()
998 mul = ctrl0 & 0x1f; in ub953_clkout_recalc_rate()
1009 mul = ctrl0 & 0x1f; in ub953_clkout_recalc_rate()
1010 hs_clk_div = 1 << (ctrl0 >> 5); in ub953_clkout_recalc_rate()
/drivers/net/ethernet/chelsio/cxgb4/
A Dsge.c1492 u32 wr_mid, ctrl0, op, sgl_off = 0; in cxgb4_eth_xmit() local
1693 ctrl0 = TXPKT_OPCODE_V(CPL_TX_PKT_XT) | TXPKT_INTF_V(pi->tx_chan) | in cxgb4_eth_xmit()
1696 ctrl0 |= TXPKT_TSTAMP_F; in cxgb4_eth_xmit()
1699 ctrl0 |= TXPKT_OVLAN_IDX_V(q->dcb_prio); in cxgb4_eth_xmit()
1701 ctrl0 |= TXPKT_T5_OVLAN_IDX_V(q->dcb_prio); in cxgb4_eth_xmit()
1703 cpl->ctrl0 = htonl(ctrl0); in cxgb4_eth_xmit()
1998 cpl->ctrl0 = cpu_to_be32(TXPKT_OPCODE_V(CPL_TX_PKT_XT) | in cxgb4_vf_eth_xmit()
2321 cpl->ctrl0 = cpu_to_be32(TXPKT_OPCODE_V(CPL_TX_PKT_XT) | in ethofld_hard_xmit()
2660 u32 ctrl0, ndesc, flits; in cxgb4_selftest_lb_pkt() local
2695 ctrl0 = TXPKT_OPCODE_V(CPL_TX_PKT_XT) | TXPKT_PF_V(adap->pf) | in cxgb4_selftest_lb_pkt()
[all …]
/drivers/net/wireless/ath/ath9k/
A Dar9003_paprd.c141 static const u32 ctrl0[3] = { in ar9003_paprd_setup_single_table() local
184 REG_RMW_FIELD(ah, ctrl0[i], in ar9003_paprd_setup_single_table()
198 REG_RMW_FIELD(ah, ctrl0[i], in ar9003_paprd_setup_single_table()
/drivers/video/fbdev/mmp/hw/
A Dmmp_ctrl.h1025 u32 ctrl0; member
1057 u32 ctrl0; member
/drivers/gpu/drm/msm/adreno/
A Da6xx_gpu_state.c222 static int vbif_debugbus_read(struct msm_gpu *gpu, u32 ctrl0, u32 ctrl1, in vbif_debugbus_read() argument
227 gpu_write(gpu, ctrl0, reg); in vbif_debugbus_read()
/drivers/net/ethernet/airoha/
A Dairoha_regs.h924 __le32 ctrl0; member

Completed in 84 milliseconds

12