Home
last modified time | relevance | path

Searched refs:dimm (Results 1 – 25 of 52) sorted by relevance

123

/drivers/edac/
A Dghes_edac.c89 struct dimm_info *dimm; in find_dimm_by_handle() local
93 return dimm; in find_dimm_by_handle()
109 snprintf(dimm->label, sizeof(dimm->label), "%s%s%s", in dimm_setup_label()
136 dimm->mtype = MEM_DDR; in assign_dmi_dimm_info()
167 dimm->mtype = MEM_RDR; in assign_dmi_dimm_info()
169 dimm->mtype = MEM_SDR; in assign_dmi_dimm_info()
190 if (dimm->nr_pages) { in assign_dmi_dimm_info()
192 dimm->idx, edac_mem_types[dimm->mtype], in assign_dmi_dimm_info()
358 if (dimm) { in ghes_edac_report_mem_error()
472 dimm->nr_pages = 1; in ghes_edac_register()
[all …]
A Dedac_mc_sysfs.c514 if (!dimm->label[0]) in dimmdev_label_show()
644 dimm->mci = mci; in edac_create_dimm_object()
652 dev_set_name(&dimm->dev, "rank%d", dimm->idx); in edac_create_dimm_object()
654 dev_set_name(&dimm->dev, "dimm%d", dimm->idx); in edac_create_dimm_object()
655 dev_set_drvdata(&dimm->dev, dimm); in edac_create_dimm_object()
687 struct dimm_info *dimm; in mci_reset_counters_store() local
706 dimm->ue_count = 0; in mci_reset_counters_store()
707 dimm->ce_count = 0; in mci_reset_counters_store()
829 struct dimm_info *dimm = csrow->channels[j]->dimm; in mci_size_mb_show() local
935 struct dimm_info *dimm; in edac_create_sysfs_mci_device() local
[all …]
A Dedac_mc.c94 if (!dimm->nr_pages) in edac_mc_dump_dimm()
101 dimm->idx, location, dimm->csrow, dimm->cschannel); in edac_mc_dump_dimm()
280 if (!dimm) in edac_mc_alloc_dimms()
283 dimm->mci = mci; in edac_mc_alloc_dimms()
284 dimm->idx = idx; in edac_mc_alloc_dimms()
290 p = dimm->label; in edac_mc_alloc_dimms()
304 chan->dimm = dimm; in edac_mc_alloc_dimms()
766 struct dimm_info *dimm = csrow->channels[j]->dimm; in edac_mc_find_csrow_by_page() local
812 if (dimm) in edac_inc_ce_error()
826 if (dimm) in edac_inc_ue_error()
[all …]
A Dpasemi_edac.c127 struct dimm_info *dimm; in pasemi_edac_init_csrows() local
133 dimm = csrow->channels[0]->dimm; in pasemi_edac_init_csrows()
145 dimm->nr_pages = 128 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
148 dimm->nr_pages = 256 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
152 dimm->nr_pages = 512 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
155 dimm->nr_pages = 1024 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
169 last_page_in_mmc += dimm->nr_pages; in pasemi_edac_init_csrows()
171 dimm->grain = PASEMI_EDAC_ERROR_GRAIN; in pasemi_edac_init_csrows()
172 dimm->mtype = MEM_DDR; in pasemi_edac_init_csrows()
173 dimm->dtype = DEV_UNKNOWN; in pasemi_edac_init_csrows()
[all …]
A Di82860_edac.c101 struct dimm_info *dimm; in i82860_process_error_info() local
118 dimm = mci->csrows[row]->channels[0]->dimm; in i82860_process_error_info()
123 dimm->location[0], dimm->location[1], -1, in i82860_process_error_info()
128 dimm->location[0], dimm->location[1], -1, in i82860_process_error_info()
149 struct dimm_info *dimm; in i82860_init_csrows() local
163 dimm = csrow->channels[0]->dimm; in i82860_init_csrows()
175 dimm->nr_pages = cumul_size - last_cumul_size; in i82860_init_csrows()
177 dimm->grain = 1 << 12; /* I82860_EAP has 4KiB reolution */ in i82860_init_csrows()
178 dimm->mtype = MEM_RMBS; in i82860_init_csrows()
179 dimm->dtype = DEV_UNKNOWN; in i82860_init_csrows()
[all …]
A Dti_edac.c132 struct dimm_info *dimm; in ti_edac_setup_dimm() local
149 dimm->dtype = DEV_X16; in ti_edac_setup_dimm()
152 dimm->dtype = DEV_X32; in ti_edac_setup_dimm()
166 dimm->dtype = DEV_X64; in ti_edac_setup_dimm()
170 dimm->dtype = DEV_X32; in ti_edac_setup_dimm()
174 dimm->dtype = DEV_X16; in ti_edac_setup_dimm()
182 dimm->grain = 4; in ti_edac_setup_dimm()
184 dimm->mtype = MEM_DDR2; in ti_edac_setup_dimm()
186 dimm->mtype = MEM_DDR3; in ti_edac_setup_dimm()
190 dimm->edac_mode = EDAC_SECDED; in ti_edac_setup_dimm()
[all …]
A Dbluefield_edac.c294 struct dimm_info *dimm; in bluefield_edac_init_dimms() local
299 dimm = mci->dimms[i]; in bluefield_edac_init_dimms()
305 dimm->mtype = MEM_EMPTY; in bluefield_edac_init_dimms()
314 dimm->mtype = MEM_NVDIMM; in bluefield_edac_init_dimms()
316 dimm->mtype = MEM_LRDDR4; in bluefield_edac_init_dimms()
318 dimm->mtype = MEM_RDDR4; in bluefield_edac_init_dimms()
320 dimm->mtype = MEM_DDR4; in bluefield_edac_init_dimms()
322 dimm->nr_pages = in bluefield_edac_init_dimms()
330 dimm->dtype = DEV_X4; in bluefield_edac_init_dimms()
333 dimm->dtype = DEV_X8; in bluefield_edac_init_dimms()
[all …]
A Damd76x_edac.c190 struct dimm_info *dimm; in amd76x_init_csrows() local
196 dimm = csrow->channels[0]->dimm; in amd76x_init_csrows()
209 dimm->nr_pages = (mba_mask + 1) >> PAGE_SHIFT; in amd76x_init_csrows()
210 csrow->last_page = csrow->first_page + dimm->nr_pages - 1; in amd76x_init_csrows()
212 dimm->grain = dimm->nr_pages << PAGE_SHIFT; in amd76x_init_csrows()
213 dimm->mtype = MEM_RDDR; in amd76x_init_csrows()
214 dimm->dtype = ((dms >> index) & 0x1) ? DEV_X4 : DEV_UNKNOWN; in amd76x_init_csrows()
215 dimm->edac_mode = edac_mode; in amd76x_init_csrows()
A Dskx_common.c466 dimm->nr_pages = npages; in skx_get_dimm_info()
467 dimm->grain = 32; in skx_get_dimm_info()
468 dimm->dtype = get_width(mtr); in skx_get_dimm_info()
469 dimm->mtype = mtype; in skx_get_dimm_info()
473 snprintf(dimm->label, sizeof(dimm->label), "CPU_SrcID#%u_HBMC#%u_Chan#%u", in skx_get_dimm_info()
476 snprintf(dimm->label, sizeof(dimm->label), "CPU_SrcID#%u_MC#%u_Chan#%u_DIMM#%u", in skx_get_dimm_info()
517 dimm->grain = 32; in skx_get_nvdimm_info()
518 dimm->dtype = DEV_UNKNOWN; in skx_get_nvdimm_info()
519 dimm->mtype = MEM_NVDIMM; in skx_get_nvdimm_info()
525 snprintf(dimm->label, sizeof(dimm->label), "CPU_SrcID#%u_MC#%u_Chan#%u_DIMM#%u", in skx_get_nvdimm_info()
[all …]
A Dskx_base.c182 struct dimm_info *dimm; in skx_get_dimm_config() local
194 dimm = edac_get_dimm(mci, i, j, 0); in skx_get_dimm_config()
200 ndimms += skx_get_nvdimm_info(dimm, imc, i, j, in skx_get_dimm_config()
503 res->dimm = chan_rank / 4; in skx_rir_decode()
507 res->addr, res->dimm, res->rank, in skx_rir_decode()
553 struct skx_dimm *dimm = &r->dev->imc[r->imc].chan[r->channel].dimms[r->dimm]; in skx_mad_decode() local
554 int bg0 = dimm->fine_grain_bank ? 6 : 13; in skx_mad_decode()
556 if (dimm->close_pg) { in skx_mad_decode()
563 r->row = skx_bits(r->rank_address, dimm->rowbits, skx_open_row); in skx_mad_decode()
564 if (dimm->fine_grain_bank) in skx_mad_decode()
[all …]
A Dloongson_edac.c61 struct dimm_info *dimm; in dimm_config_init() local
68 dimm = edac_get_dimm(mci, 0, 0, 0); in dimm_config_init()
69 dimm->nr_pages = npages; in dimm_config_init()
70 snprintf(dimm->label, sizeof(dimm->label), in dimm_config_init()
72 dimm->grain = 8; in dimm_config_init()
A Di5400_edac.c871 n = dimm; in determine_mtr()
875 dimm); in determine_mtr()
927 mtr = determine_mtr(pvt, dimm, channel); in handle_channel()
932 if (amb_present_reg & (1 << dimm)) { in handle_channel()
961 int dimm, max_dimms; in calculate_dimm_size() local
981 for (dimm = max_dimms - 1; dimm >= 0; dimm--) { in calculate_dimm_size()
985 if (dimm & 0x1) { in calculate_dimm_size()
1169 struct dimm_info *dimm; in i5400_init_dimms() local
1200 dimm->nr_pages = size_mb << 8; in i5400_init_dimms()
1201 dimm->grain = 8; in i5400_init_dimms()
[all …]
A Dr82600_edac.c220 struct dimm_info *dimm; in r82600_init_csrows() local
232 dimm = csrow->channels[0]->dimm; in r82600_init_csrows()
254 dimm->nr_pages = csrow->last_page - csrow->first_page + 1; in r82600_init_csrows()
257 dimm->grain = 1 << 14; in r82600_init_csrows()
258 dimm->mtype = reg_sdram ? MEM_RDDR : MEM_DDR; in r82600_init_csrows()
260 dimm->dtype = DEV_UNKNOWN; in r82600_init_csrows()
263 dimm->edac_mode = ecc_on ? EDAC_SECDED : EDAC_NONE; in r82600_init_csrows()
A Di82975x_edac.c313 (1 << mci->csrows[row]->channels[chan]->dimm->grain)); in i82975x_process_error_info()
368 struct dimm_info *dimm; in i82975x_init_csrows() local
407 dimm = mci->csrows[index]->channels[chan]->dimm; in i82975x_init_csrows()
409 dimm->nr_pages = nr_pages / csrow->nr_channels; in i82975x_init_csrows()
411 snprintf(csrow->channels[chan]->dimm->label, EDAC_MC_LABEL_LEN, "DIMM %c%d", in i82975x_init_csrows()
414 dimm->grain = 1 << 7; /* 128Byte cache-line resolution */ in i82975x_init_csrows()
417 dimm->dtype = DEV_X8; in i82975x_init_csrows()
419 dimm->mtype = MEM_DDR2; /* I82975x supports only DDR2 */ in i82975x_init_csrows()
420 dimm->edac_mode = EDAC_SECDED; /* only supported */ in i82975x_init_csrows()
A Di82443bxgx_edac.c189 struct dimm_info *dimm; in i82443bxgx_init_csrows() local
198 dimm = csrow->channels[0]->dimm; in i82443bxgx_init_csrows()
219 dimm->nr_pages = csrow->last_page - csrow->first_page + 1; in i82443bxgx_init_csrows()
221 dimm->grain = 1 << 12; in i82443bxgx_init_csrows()
222 dimm->mtype = mtype; in i82443bxgx_init_csrows()
224 dimm->dtype = DEV_UNKNOWN; in i82443bxgx_init_csrows()
226 dimm->edac_mode = edac_mode; in i82443bxgx_init_csrows()
A Dhighbank_mc_edac.c152 struct dimm_info *dimm; in highbank_mc_probe() local
224 dimm = *mci->dimms; in highbank_mc_probe()
225 dimm->nr_pages = (~0UL >> PAGE_SHIFT) + 1; in highbank_mc_probe()
226 dimm->grain = 8; in highbank_mc_probe()
227 dimm->dtype = DEV_X8; in highbank_mc_probe()
228 dimm->mtype = MEM_DDR3; in highbank_mc_probe()
229 dimm->edac_mode = EDAC_SECDED; in highbank_mc_probe()
A Darmada_xp_edac.c226 struct dimm_info *dimm; in axp_mc_read_config() local
239 dimm = mci->dimms[i]; in axp_mc_read_config()
253 dimm->nr_pages = 524288; in axp_mc_read_config()
256 dimm->nr_pages = 65536; in axp_mc_read_config()
259 dimm->nr_pages = 131072; in axp_mc_read_config()
262 dimm->nr_pages = 262144; in axp_mc_read_config()
265 dimm->nr_pages = 1048576; in axp_mc_read_config()
268 dimm->nr_pages = 2097152; in axp_mc_read_config()
271 dimm->grain = 8; in axp_mc_read_config()
272 dimm->dtype = cs_struct ? DEV_X16 : DEV_X8; in axp_mc_read_config()
[all …]
A Damd64_edac.c1135 for (dimm = 0; dimm < 4; dimm++) { in dct_debug_display_dimm_sizes()
1146 dimm); in dct_debug_display_dimm_sizes()
1152 dimm); in dct_debug_display_dimm_sizes()
1288 int dimm, size = 0; in umc_addr_mask_to_cs_size() local
1340 for (dimm = 0; dimm < 2; dimm++) { in umc_debug_display_dimm_sizes()
1341 cs0 = dimm * 2; in umc_debug_display_dimm_sizes()
3109 dimm = mci->csrows[cs]->channels[umc]->dimm; in umc_init_csrows()
3118 dimm->grain = 64; in umc_init_csrows()
3186 dimm = csrow->channels[j]->dimm; in dct_init_csrows()
3189 dimm->grain = 64; in dct_init_csrows()
[all …]
A Di82875p_edac.c344 struct dimm_info *dimm; in i82875p_init_csrows() local
376 dimm = csrow->channels[j]->dimm; in i82875p_init_csrows()
378 dimm->nr_pages = nr_pages / nr_chans; in i82875p_init_csrows()
379 dimm->grain = 1 << 12; /* I82875P_EAP has 4KiB reolution */ in i82875p_init_csrows()
380 dimm->mtype = MEM_DDR; in i82875p_init_csrows()
381 dimm->dtype = DEV_UNKNOWN; in i82875p_init_csrows()
382 dimm->edac_mode = drc_ddim ? EDAC_SECDED : EDAC_NONE; in i82875p_init_csrows()
A Dpnd2_edac.c57 int dimm; member
967 daddr->dimm = 0; in apl_pmi2mem()
1204 struct dimm_info *dimm; in apl_get_dimm_config() local
1211 if (!dimm) { in apl_get_dimm_config()
1232 dimm->grain = 32; in apl_get_dimm_config()
1234 dimm->mtype = MEM_DDR3; in apl_get_dimm_config()
1236 snprintf(dimm->label, sizeof(dimm->label), "Slice#%d_Chan#%d", i / 2, i % 2); in apl_get_dimm_config()
1247 struct dimm_info *dimm; in dnv_get_dimm_config() local
1290 if (!dimm) { in dnv_get_dimm_config()
1298 dimm->grain = 32; in dnv_get_dimm_config()
[all …]
A Dfsl_ddr_edac.c408 struct dimm_info *dimm; in fsl_ddr_init_csrows() local
464 dimm = csrow->channels[0]->dimm; in fsl_ddr_init_csrows()
482 dimm->nr_pages = end + 1 - start; in fsl_ddr_init_csrows()
483 dimm->grain = 8; in fsl_ddr_init_csrows()
484 dimm->mtype = mtype; in fsl_ddr_init_csrows()
485 dimm->dtype = DEV_UNKNOWN; in fsl_ddr_init_csrows()
487 dimm->dtype = DEV_X16; in fsl_ddr_init_csrows()
489 dimm->dtype = DEV_X32; in fsl_ddr_init_csrows()
490 dimm->edac_mode = EDAC_SECDED; in fsl_ddr_init_csrows()
A De7xxx_edac.c362 struct dimm_info *dimm; in e7xxx_init_csrows() local
409 dimm = csrow->channels[j]->dimm; in e7xxx_init_csrows()
411 dimm->nr_pages = nr_pages / (drc_chan + 1); in e7xxx_init_csrows()
412 dimm->grain = 1 << 12; /* 4KiB - resolution of CELOG */ in e7xxx_init_csrows()
413 dimm->mtype = MEM_RDDR; /* only one type supported */ in e7xxx_init_csrows()
414 dimm->dtype = mem_dev ? DEV_X4 : DEV_X8; in e7xxx_init_csrows()
415 dimm->edac_mode = edac_mode; in e7xxx_init_csrows()
A Di3000_edac.c408 struct dimm_info *dimm = csrow->channels[j]->dimm; in i3000_probe1() local
410 dimm->nr_pages = nr_pages / nr_channels; in i3000_probe1()
411 dimm->grain = I3000_DEAP_GRAIN; in i3000_probe1()
412 dimm->mtype = MEM_DDR2; in i3000_probe1()
413 dimm->dtype = DEV_UNKNOWN; in i3000_probe1()
414 dimm->edac_mode = EDAC_UNKNOWN; in i3000_probe1()
/drivers/gpu/drm/i915/soc/
A Dintel_dram.c251 return dimm->ranks * 64 / (dimm->width ?: 1); in intel_dimm_num_devices()
324 return dimm->size / (intel_dimm_num_devices(dimm) ?: 1) == 16; in skl_is_16gb_dimm()
329 struct dram_dimm_info *dimm, in skl_dram_get_dimm_info() argument
333 dimm->size = icl_get_dimm_size(val); in skl_dram_get_dimm_info()
337 dimm->size = skl_get_dimm_size(val); in skl_dram_get_dimm_info()
344 channel, dimm_name, dimm->size, dimm->width, dimm->ranks, in skl_dram_get_dimm_info()
539 dimm->size = bxt_get_dimm_size(val) * intel_dimm_num_devices(dimm); in bxt_get_dimm_info()
552 struct dram_dimm_info dimm; in bxt_get_dram_info() local
561 bxt_get_dimm_info(&dimm, val); in bxt_get_dram_info()
571 dimm.size, dimm.width, dimm.ranks); in bxt_get_dram_info()
[all …]
/drivers/hwmon/peci/
A Ddimmtemp.c82 } dimm[DIMM_NUMS_MAX]; member
100 mutex_lock(&priv->dimm[dimm_no].temp.state.lock); in get_dimm_temp()
110 peci_sensor_mark_updated(&priv->dimm[dimm_no].temp.state); in get_dimm_temp()
113 *val = priv->dimm[dimm_no].temp.value; in get_dimm_temp()
115 mutex_unlock(&priv->dimm[dimm_no].temp.state.lock); in get_dimm_temp()
146 mutex_lock(&priv->dimm[dimm_no].thresholds.state.lock); in get_dimm_thresholds()
153 *val = priv->dimm[dimm_no].thresholds.temp_max; in get_dimm_thresholds()
156 *val = priv->dimm[dimm_no].thresholds.temp_crit; in get_dimm_thresholds()
163 mutex_unlock(&priv->dimm[dimm_no].thresholds.state.lock); in get_dimm_thresholds()
350 mutex_init(&priv->dimm[i].thresholds.state.lock); in create_dimm_temp_info()
[all …]

Completed in 63 milliseconds

123