Home
last modified time | relevance | path

Searched refs:dml2_sw_linear (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
A Ddml2_core_utils.c430 if (sw_mode == dml2_sw_linear) in dml2_core_utils_get_tile_block_size_bytes()
467 return sw_mode == dml2_sw_linear; in dml2_core_utils_is_linear()
486 if (sw_mode == dml2_sw_linear || in dml2_core_utils_get_gfx_version()
A Ddml2_core_dcn4_calcs.c507 if (sw_mode == dml2_sw_linear) in dml_get_tile_block_size_bytes()
552 if (sw_mode == dml2_sw_linear || in dml_get_gfx_version()
660 if (SurfaceTiling == dml2_sw_linear) { in CalculateBytePerPixelAndBlockSizes()
669 if (SurfaceTiling == dml2_sw_linear) { in CalculateBytePerPixelAndBlockSizes()
682 if (SurfaceTiling == dml2_sw_linear) { in CalculateBytePerPixelAndBlockSizes()
736 if (SurfaceTiling == dml2_sw_linear) { in CalculateBytePerPixelAndBlockSizes()
1588 if (p->SurfaceTiling == dml2_sw_linear) { in CalculateVMAndRowBytes()
1692 if (p->SurfaceTiling == dml2_sw_linear) { in CalculateVMAndRowBytes()
1746 if (p->SurfaceTiling == dml2_sw_linear) { in CalculateVMAndRowBytes()
12269 if (sw_mode == dml2_sw_linear && display_cfg->gpuvm_enable) { in rq_dlg_get_rq_reg()
[all …]
/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
A Ddml_top_display_cfg_types.h16dml2_sw_linear, // SW_LINEAR accepts 256 byte aligned pitch and also 128 byte aligned pitch if DCC… enumerator
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_translation_helper.c635 enum dml2_swizzle_mode dml2_mode = dml2_sw_linear; in gfx_addr3_to_dml2_swizzle_mode()
639 dml2_mode = dml2_sw_linear; in gfx_addr3_to_dml2_swizzle_mode()
656 dml2_mode = dml2_sw_linear; in gfx_addr3_to_dml2_swizzle_mode()
668 dml2_mode = dml2_sw_linear; in gfx9_to_dml2_swizzle_mode()

Completed in 706 milliseconds