Home
last modified time | relevance | path

Searched refs:dpcd_set_lane_settings (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_dp_training_8b_10b.c271 dpcd_set_lane_settings( in perform_8b_10b_clock_recovery_sequence()
379 dpcd_set_lane_settings(link, lt_settings, offset); in perform_8b_10b_channel_equalization_sequence()
A Dlink_dp_training_fixed_vs_pe_retimer.c390 dpcd_set_lane_settings( in dp_perform_fixed_vs_pe_training_sequence()
512 dpcd_set_lane_settings(link, lt_settings, 0); in dp_perform_fixed_vs_pe_training_sequence()
A Dlink_dp_training.h63 enum dc_status dpcd_set_lane_settings(
A Dlink_dp_phy.c135 dpcd_set_lane_settings(link, lt_settings, DPRX); in dp_set_drive_settings()
A Dlink_dp_training_dpia.c382 status = dpcd_set_lane_settings(link, lt_settings, hop); in dpia_training_cr_non_transparent()
658 status = dpcd_set_lane_settings(link, lt_settings, hop); in dpia_training_eq_non_transparent()
A Dlink_dp_training.c1178 enum dc_status dpcd_set_lane_settings( in dpcd_set_lane_settings() function
/drivers/gpu/drm/amd/display/dc/link/accessories/
A Dlink_dp_cts.c709 dpcd_set_lane_settings(link, p_link_settings, DPRX); in dp_set_test_pattern()

Completed in 47 milliseconds