Home
last modified time | relevance | path

Searched refs:dram_sr_enter_exit_latency_100ns (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml/dcn302/
A Ddcn302_fpu.c358 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in dcn302_fpu_init_soc_bounding_box()
360 bb_info.dram_sr_enter_exit_latency_100ns * 10; in dcn302_fpu_init_soc_bounding_box()
/drivers/gpu/drm/amd/display/dc/dml/dcn303/
A Ddcn303_fpu.c375 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in dcn303_fpu_init_soc_bounding_box()
376 dcn3_03_soc.sr_enter_plus_exit_time_us = bb_info.dram_sr_enter_exit_latency_100ns * 10; in dcn303_fpu_init_soc_bounding_box()
/drivers/gpu/drm/amd/display/dc/dml/dcn301/
A Ddcn301_fpu.c405 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in dcn301_fpu_init_soc_bounding_box()
406 dcn3_01_soc.sr_enter_plus_exit_time_us = bb_info.dram_sr_enter_exit_latency_100ns * 10; in dcn301_fpu_init_soc_bounding_box()
/drivers/gpu/drm/amd/display/include/
A Dbios_parser_types.h335 uint32_t dram_sr_enter_exit_latency_100ns; member
/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddcn30_fpu.c732 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in patch_dcn30_soc_bounding_box()
733 dcn3_0_soc.sr_enter_plus_exit_time_us = bb_info.dram_sr_enter_exit_latency_100ns * 10; in patch_dcn30_soc_bounding_box()
/drivers/gpu/drm/amd/display/dc/dml/dcn321/
A Ddcn321_fpu.c671 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in dcn321_update_bw_bounding_box_fpu()
674 bb_info.dram_sr_enter_exit_latency_100ns * 10; in dcn321_update_bw_bounding_box_fpu()
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_translation_helper.c274 if (in_dc->ctx->dc_bios->bb_info.dram_sr_enter_exit_latency_100ns > 0) in override_dml_init_with_values_from_vbios()
276 (in_dc->ctx->dc_bios->bb_info.dram_sr_enter_exit_latency_100ns + 9) / 10; in override_dml_init_with_values_from_vbios()
/drivers/gpu/drm/amd/display/dc/bios/
A Dbios_parser2.c1133 soc_bb_info->dram_sr_enter_exit_latency_100ns = disp_cntl_tbl->max_sr_enter_exit_lat; in get_soc_bb_info_v4_4()
1158 soc_bb_info->dram_sr_enter_exit_latency_100ns = disp_cntl_tbl->max_sr_enter_exit_lat; in get_soc_bb_info_v4_5()
/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddcn32_fpu.c3113 if (bb_info.dram_sr_enter_exit_latency_100ns > 0) in dcn32_update_bw_bounding_box_fpu()
3116 bb_info.dram_sr_enter_exit_latency_100ns * 10; in dcn32_update_bw_bounding_box_fpu()

Completed in 34 milliseconds