Home
last modified time | relevance | path

Searched refs:dsc_regs (Results 1 – 22 of 22) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dsc/dcn35/
A Ddcn35_dsc.c49 dsc20->dsc_regs->reg
62 const struct dcn20_dsc_registers *dsc_regs, in dsc35_construct() argument
70 dsc->dsc_regs = dsc_regs; in dsc35_construct()
A Ddcn35_dsc.h53 const struct dcn20_dsc_registers *dsc_regs,
/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
A Ddcn401_dsc.c36 dsc401->dsc_regs->reg
50 const struct dcn401_dsc_registers *dsc_regs, in dsc401_construct() argument
58 dsc->dsc_regs = dsc_regs; in dsc401_construct()
A Ddcn401_dsc.h319 const struct dcn401_dsc_registers *dsc_regs; member
331 const struct dcn401_dsc_registers *dsc_regs,
/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
A Ddcn20_dsc.c52 dsc20->dsc_regs->reg
65 const struct dcn20_dsc_registers *dsc_regs, in dsc2_construct() argument
73 dsc->dsc_regs = dsc_regs; in dsc2_construct()
A Ddcn20_dsc.h563 const struct dcn20_dsc_registers *dsc_regs; member
597 const struct dcn20_dsc_registers *dsc_regs,
/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c439 static struct dcn20_dsc_registers dsc_regs[4]; variable
1554 #define REG_STRUCT dsc_regs in dcn321_dsc_create()
1560 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn321_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.c450 static struct dcn20_dsc_registers dsc_regs[4]; variable
1680 #define REG_STRUCT dsc_regs in dcn35_dsc_create()
1686 dsc35_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn35_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn351/
A Ddcn351_resource.c430 static struct dcn20_dsc_registers dsc_regs[4]; variable
1660 #define REG_STRUCT dsc_regs in dcn35_dsc_create()
1666 dsc35_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn35_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn36/
A Ddcn36_resource.c431 static struct dcn20_dsc_registers dsc_regs[4]; variable
1661 #define REG_STRUCT dsc_regs in dcn35_dsc_create()
1667 dsc35_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn35_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn302/
A Ddcn302_resource.c663 static const struct dcn20_dsc_registers dsc_regs[] = { variable
688 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn302_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn303/
A Ddcn303_resource.c628 static const struct dcn20_dsc_registers dsc_regs[] = { variable
650 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn303_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn21/
A Ddcn21_resource.c370 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1100 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn21_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn301/
A Ddcn301_resource.c497 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1236 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn301_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c418 static struct dcn401_dsc_registers dsc_regs[4]; variable
1578 #define REG_STRUCT dsc_regs in dcn401_dsc_create()
1584 dsc401_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn401_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.c441 static struct dcn20_dsc_registers dsc_regs[4]; variable
1573 #define REG_STRUCT dsc_regs in dcn32_dsc_create()
1579 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn32_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c565 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1567 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn31_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c577 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1631 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn314_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c571 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1574 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn31_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c574 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1574 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn31_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn30/
A Ddcn30_resource.c514 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1276 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn30_dsc_create()
/drivers/gpu/drm/amd/display/dc/resource/dcn20/
A Ddcn20_resource.c626 static const struct dcn20_dsc_registers dsc_regs[] = { variable
1071 dsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask); in dcn20_dsc_create()

Completed in 69 milliseconds