Home
last modified time | relevance | path

Searched refs:dt_id (Results 1 – 12 of 12) sorted by relevance

/drivers/clk/tegra/
A Dclk-tegra30.c584 { .con_id = "twd", .dt_id = TEGRA30_CLK_TWD },
585 { .con_id = "emc", .dt_id = TEGRA30_CLK_EMC },
587 { .con_id = "osc", .dt_id = TEGRA30_CLK_OSC },
616 { .dev_id = "dtv", .dt_id = TEGRA30_CLK_DTV },
642 { .dev_id = "la", .dt_id = TEGRA30_CLK_LA },
647 { .dev_id = "vde", .dt_id = TEGRA30_CLK_VDE },
649 { .dev_id = "epp", .dt_id = TEGRA30_CLK_EPP },
650 { .dev_id = "mpe", .dt_id = TEGRA30_CLK_MPE },
652 { .dev_id = "3d", .dt_id = TEGRA30_CLK_GR3D },
654 { .dev_id = "2d", .dt_id = TEGRA30_CLK_GR2D },
[all …]
A Dclk-tegra114.c809 { .con_id = "clk_m", .dt_id = TEGRA114_CLK_CLK_M },
812 { .con_id = "osc", .dt_id = TEGRA114_CLK_OSC },
815 { .con_id = "pll_c", .dt_id = TEGRA114_CLK_PLL_C },
819 { .con_id = "pll_p", .dt_id = TEGRA114_CLK_PLL_P },
824 { .con_id = "pll_m", .dt_id = TEGRA114_CLK_PLL_M },
826 { .con_id = "pll_x", .dt_id = TEGRA114_CLK_PLL_X },
828 { .con_id = "pll_u", .dt_id = TEGRA114_CLK_PLL_U },
866 { .con_id = "sclk", .dt_id = TEGRA114_CLK_SCLK },
867 { .con_id = "hclk", .dt_id = TEGRA114_CLK_HCLK },
868 { .con_id = "pclk", .dt_id = TEGRA114_CLK_PCLK },
[all …]
A Dclk-tegra124.c935 { .con_id = "clk_m", .dt_id = TEGRA124_CLK_CLK_M },
938 { .con_id = "osc", .dt_id = TEGRA124_CLK_OSC },
941 { .con_id = "pll_c", .dt_id = TEGRA124_CLK_PLL_C },
945 { .con_id = "pll_p", .dt_id = TEGRA124_CLK_PLL_P },
950 { .con_id = "pll_m", .dt_id = TEGRA124_CLK_PLL_M },
952 { .con_id = "pll_x", .dt_id = TEGRA124_CLK_PLL_X },
991 { .con_id = "sclk", .dt_id = TEGRA124_CLK_SCLK },
992 { .con_id = "hclk", .dt_id = TEGRA124_CLK_HCLK },
993 { .con_id = "pclk", .dt_id = TEGRA124_CLK_PCLK },
994 { .con_id = "fuse", .dt_id = TEGRA124_CLK_FUSE },
[all …]
A Dclk-tegra20.c441 { .con_id = "twd", .dt_id = TEGRA20_CLK_TWD },
453 { .con_id = "emc", .dt_id = TEGRA20_CLK_EMC },
457 { .dev_id = "dsi", .dt_id = TEGRA20_CLK_DSI },
460 { .con_id = "pex", .dt_id = TEGRA20_CLK_PEX },
461 { .con_id = "afi", .dt_id = TEGRA20_CLK_AFI },
475 { .dev_id = "spi", .dt_id = TEGRA20_CLK_SPI },
476 { .dev_id = "xio", .dt_id = TEGRA20_CLK_XIO },
477 { .dev_id = "twc", .dt_id = TEGRA20_CLK_TWC },
478 { .dev_id = "ide", .dt_id = TEGRA20_CLK_IDE },
482 { .dev_id = "la", .dt_id = TEGRA20_CLK_LA },
[all …]
A Dclk-tegra210.c2561 { .con_id = "clk_m", .dt_id = TEGRA210_CLK_CLK_M },
2564 { .con_id = "osc", .dt_id = TEGRA210_CLK_OSC },
2567 { .con_id = "pll_c", .dt_id = TEGRA210_CLK_PLL_C },
2571 { .con_id = "pll_p", .dt_id = TEGRA210_CLK_PLL_P },
2576 { .con_id = "pll_m", .dt_id = TEGRA210_CLK_PLL_M },
2577 { .con_id = "pll_x", .dt_id = TEGRA210_CLK_PLL_X },
2579 { .con_id = "pll_u", .dt_id = TEGRA210_CLK_PLL_U },
2613 { .con_id = "sclk", .dt_id = TEGRA210_CLK_SCLK },
2614 { .con_id = "hclk", .dt_id = TEGRA210_CLK_HCLK },
2615 { .con_id = "pclk", .dt_id = TEGRA210_CLK_PCLK },
[all …]
A Dclk.c363 clk_register_clkdev(clks[dev_clks->dt_id], dev_clks->con_id, in tegra_register_devclks()
377 return &clks[tegra_clk[clk_id].dt_id]; in tegra_lookup_dt_id()
A Dclk.h831 int dt_id; member
836 int dt_id; member
/drivers/thermal/mediatek/
A Dlvts_thermal.c103 int dt_id; member
144 int dt_id; member
606 int dt_id = lvts_ctrl_data->lvts_sensor[i].dt_id; in lvts_sensor_init() local
623 lvts_sensor[i].dt_id = dt_id; in lvts_sensor_init()
1167 int dt_id = lvts_sensors[i].dt_id; in lvts_ctrl_start() local
1379 { .dt_id = MT7988_CPU_0,
1381 { .dt_id = MT7988_CPU_1,
1487 { .dt_id = MT8186_CAM,
1505 { .dt_id = MT8186_NNA,
1507 { .dt_id = MT8186_ADSP,
[all …]
/drivers/media/platform/qcom/camss/
A Dcamss-csid-680.c229 u8 dt_id; in __csid_configure_rdi_stream() local
250 dt_id = vc & 0x03; in __csid_configure_rdi_stream()
256 val |= dt_id << RDI_CFG0_DT_ID; in __csid_configure_rdi_stream()
A Dcamss-csid-780.c159 u8 dt_id = vc & 0x03; in __csid_configure_rdi_stream() local
167 val |= dt_id << RDI_CFG0_DT_ID; in __csid_configure_rdi_stream()
A Dcamss-csid-gen2.c277 u8 dt_id = vc & 0x03; in __csid_configure_rdi_stream() local
286 val |= dt_id << RDI_CFG0_DT_ID; in __csid_configure_rdi_stream()
/drivers/scsi/
A Dch.c71 static int dt_id[CH_DT_MAX] = { [ 0 ... (CH_DT_MAX-1) ] = -1 }; variable
73 module_param_array(dt_id, int, NULL, 0444);
378 if (elem < CH_DT_MAX && -1 != dt_id[elem]) { in ch_readconfig()
379 id = dt_id[elem]; in ch_readconfig()

Completed in 54 milliseconds