Home
last modified time | relevance | path

Searched refs:dto_params (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dccg/dcn32/
A Ddcn32_dccg.c253 struct dtbclk_dto_params dto_params = {0}; in dccg32_set_valid_pixel_rate() local
255 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dccg32_set_valid_pixel_rate()
256 dto_params.otg_inst = otg_inst; in dccg32_set_valid_pixel_rate()
257 dto_params.pixclk_khz = pixclk_khz; in dccg32_set_valid_pixel_rate()
258 dto_params.is_hdmi = true; in dccg32_set_valid_pixel_rate()
260 dccg32_set_dtbclk_dto(dccg, &dto_params); in dccg32_set_valid_pixel_rate()
/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
A Ddcn314_dccg.c320 struct dtbclk_dto_params dto_params = {0}; in dccg314_set_valid_pixel_rate() local
322 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dccg314_set_valid_pixel_rate()
323 dto_params.otg_inst = otg_inst; in dccg314_set_valid_pixel_rate()
324 dto_params.pixclk_khz = pixclk_khz; in dccg314_set_valid_pixel_rate()
326 dccg314_set_dtbclk_dto(dccg, &dto_params); in dccg314_set_valid_pixel_rate()
/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_clock_source.c1079 struct dp_dto_params dto_params = { 0 }; in dcn401_program_pix_clk() local
1081 dto_params.otg_inst = inst; in dcn401_program_pix_clk()
1089 dto_params.clk_src = DPREFCLK; in dcn401_program_pix_clk()
1093 dto_params.pixclk_hz *= e->mult_factor; in dcn401_program_pix_clk()
1094 dto_params.refclk_hz = dtbclk_p_src_clk_khz; in dcn401_program_pix_clk()
1095 dto_params.refclk_hz *= e->div_factor; in dcn401_program_pix_clk()
1098 dto_params.pixclk_hz *= 100; in dcn401_program_pix_clk()
1099 dto_params.refclk_hz = dtbclk_p_src_clk_khz; in dcn401_program_pix_clk()
1100 dto_params.refclk_hz *= 1000; in dcn401_program_pix_clk()
1106 &dto_params); in dcn401_program_pix_clk()
[all …]
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c890 struct dtbclk_dto_params dto_params = {0}; in dcn20_enable_stream_timing() local
895 dto_params.otg_inst = tg->inst; in dcn20_enable_stream_timing()
898 dto_params.timing = &pipe_ctx->stream->timing; in dcn20_enable_stream_timing()
900 dccg->funcs->set_dtbclk_dto(dccg, &dto_params); in dcn20_enable_stream_timing()
2811 struct dtbclk_dto_params dto_params = {0}; in dcn20_reset_back_end_for_pipe() local
2875 dto_params.timing = &pipe_ctx->stream->timing; in dcn20_reset_back_end_for_pipe()
2877 dccg->funcs->set_dtbclk_dto(dccg, &dto_params); in dcn20_reset_back_end_for_pipe()
3024 struct dtbclk_dto_params dto_params = {0}; in dcn20_enable_stream() local
3036 dto_params.otg_inst = tg->inst; in dcn20_enable_stream()
3039 dto_params.timing = &pipe_ctx->stream->timing; in dcn20_enable_stream()
[all …]
/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
A Ddcn35_dccg.c1632 struct dtbclk_dto_params dto_params = {0}; in dccg35_set_valid_pixel_rate() local
1634 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dccg35_set_valid_pixel_rate()
1635 dto_params.otg_inst = otg_inst; in dccg35_set_valid_pixel_rate()
1636 dto_params.pixclk_khz = pixclk_khz; in dccg35_set_valid_pixel_rate()
1637 dto_params.is_hdmi = true; in dccg35_set_valid_pixel_rate()
1639 dccg35_set_dtbclk_dto(dccg, &dto_params); in dccg35_set_valid_pixel_rate()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
A Ddcn32_clk_mgr.c276 struct dtbclk_dto_params dto_params = {0}; in dcn32_update_clocks_update_dtb_dto() local
283 dto_params.otg_inst = pipe_ctx->stream_res.tg->inst; in dcn32_update_clocks_update_dtb_dto()
284 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dcn32_update_clocks_update_dtb_dto()
286 dccg->funcs->set_dtbclk_dto(clk_mgr->dccg, &dto_params); in dcn32_update_clocks_update_dtb_dto()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
A Ddcn35_clk_mgr.c264 struct dtbclk_dto_params dto_params = {0}; in dcn35_update_clocks_update_dtb_dto() local
271 dto_params.otg_inst = pipe_ctx->stream_res.tg->inst; in dcn35_update_clocks_update_dtb_dto()
272 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dcn35_update_clocks_update_dtb_dto()
274 dccg->funcs->set_dtbclk_dto(clk_mgr->dccg, &dto_params); in dcn35_update_clocks_update_dtb_dto()
/drivers/gpu/drm/amd/display/dc/hwss/dce110/
A Ddce110_hwseq.c1156 struct dtbclk_dto_params dto_params = {0}; in dce110_disable_stream() local
1183 dto_params.otg_inst = tg->inst; in dce110_disable_stream()
1184 dto_params.timing = &pipe_ctx->stream->timing; in dce110_disable_stream()
1191 dccg->funcs->set_dtbclk_dto(dccg, &dto_params); in dce110_disable_stream()
2394 struct dtbclk_dto_params dto_params = {0}; in dce110_setup_audio_dto() local
2397 dc->res_pool->dccg, &dto_params); in dce110_setup_audio_dto()

Completed in 32 milliseconds