Home
last modified time | relevance | path

Searched refs:dwb_params (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddcn30_fpu.c209 wb_info->dwb_params.cnv_params.crop_height : in dcn30_fpu_populate_dml_writeback_from_context()
210 wb_info->dwb_params.cnv_params.src_height; in dcn30_fpu_populate_dml_writeback_from_context()
212 wb_info->dwb_params.cnv_params.crop_width : in dcn30_fpu_populate_dml_writeback_from_context()
213 wb_info->dwb_params.cnv_params.src_width; in dcn30_fpu_populate_dml_writeback_from_context()
228 (double)wb_info->dwb_params.cnv_params.crop_width / in dcn30_fpu_populate_dml_writeback_from_context()
229 (double)wb_info->dwb_params.dest_width : in dcn30_fpu_populate_dml_writeback_from_context()
230 (double)wb_info->dwb_params.cnv_params.src_width / in dcn30_fpu_populate_dml_writeback_from_context()
231 (double)wb_info->dwb_params.dest_width; in dcn30_fpu_populate_dml_writeback_from_context()
234 (double)wb_info->dwb_params.dest_height : in dcn30_fpu_populate_dml_writeback_from_context()
235 (double)wb_info->dwb_params.cnv_params.src_height / in dcn30_fpu_populate_dml_writeback_from_context()
[all …]
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddcn20_fpu.c2504 wb_info->dwb_params.cnv_params.crop_height : in dcn201_populate_dml_writeback_from_context_fpu()
2505 wb_info->dwb_params.cnv_params.src_height; in dcn201_populate_dml_writeback_from_context_fpu()
2507 wb_info->dwb_params.cnv_params.crop_width : in dcn201_populate_dml_writeback_from_context_fpu()
2508 wb_info->dwb_params.cnv_params.src_width; in dcn201_populate_dml_writeback_from_context_fpu()
2516 (double)wb_info->dwb_params.cnv_params.crop_width / in dcn201_populate_dml_writeback_from_context_fpu()
2517 (double)wb_info->dwb_params.dest_width : in dcn201_populate_dml_writeback_from_context_fpu()
2518 (double)wb_info->dwb_params.cnv_params.src_width / in dcn201_populate_dml_writeback_from_context_fpu()
2519 (double)wb_info->dwb_params.dest_width; in dcn201_populate_dml_writeback_from_context_fpu()
2522 (double)wb_info->dwb_params.dest_height : in dcn201_populate_dml_writeback_from_context_fpu()
2523 (double)wb_info->dwb_params.cnv_params.src_height / in dcn201_populate_dml_writeback_from_context_fpu()
[all …]
/drivers/gpu/drm/amd/display/dc/dml2/
A Ddml2_translation_helper.c1240 wb_info->dwb_params.cnv_params.crop_width : in populate_dml_writeback_cfg_from_stream_state()
1241 wb_info->dwb_params.cnv_params.src_width; in populate_dml_writeback_cfg_from_stream_state()
1244 wb_info->dwb_params.cnv_params.crop_height : in populate_dml_writeback_cfg_from_stream_state()
1245 wb_info->dwb_params.cnv_params.src_height; in populate_dml_writeback_cfg_from_stream_state()
1248 wb_info->dwb_params.scaler_taps.h_taps : 1; in populate_dml_writeback_cfg_from_stream_state()
1250 wb_info->dwb_params.scaler_taps.v_taps : 1; in populate_dml_writeback_cfg_from_stream_state()
1254 (double)wb_info->dwb_params.dest_width : in populate_dml_writeback_cfg_from_stream_state()
1255 (double)wb_info->dwb_params.cnv_params.src_width / in populate_dml_writeback_cfg_from_stream_state()
1256 (double)wb_info->dwb_params.dest_width; in populate_dml_writeback_cfg_from_stream_state()
1259 (double)wb_info->dwb_params.dest_height : in populate_dml_writeback_cfg_from_stream_state()
[all …]
/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
A Ddcn30_hwseq.c445 mcif_wb->funcs->config_mcif_buf(mcif_wb, mcif_buf_params, wb_info->dwb_params.dest_height); in dcn30_set_writeback()
463 dwb->funcs->update(dwb, &wb_info->dwb_params); in dcn30_update_writeback()
515 …warmup_params.region_size = wb_info[i].mcif_buf_params.luma_pitch * wb_info[i].dwb_params.dest_hei… in dcn30_mmhubbub_warmup()
547 dwb->funcs->enable(dwb, &wb_info->dwb_params); in dcn30_enable_writeback()
/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm.c10034 wb_info->dwb_params.dwbscl_black_color = 0; in dm_set_writeback()
10035 wb_info->dwb_params.hdr_mult = 0x1F000; in dm_set_writeback()
10047 wb_info->dwb_params.cnv_params.crop_en = false; in dm_set_writeback()
10048 wb_info->dwb_params.stereo_params.stereo_enabled = false; in dm_set_writeback()
10051 wb_info->dwb_params.cnv_params.out_min_pix_val = 0; in dm_set_writeback()
10055 wb_info->dwb_params.out_format = dwb_scaler_mode_bypass444; in dm_set_writeback()
10057 wb_info->dwb_params.capture_rate = dwb_capture_rate_0; in dm_set_writeback()
10059 wb_info->dwb_params.scaler_taps.h_taps = 4; in dm_set_writeback()
10060 wb_info->dwb_params.scaler_taps.v_taps = 4; in dm_set_writeback()
10061 wb_info->dwb_params.scaler_taps.h_taps_c = 2; in dm_set_writeback()
[all …]
/drivers/gpu/drm/amd/display/dc/
A Ddc_stream.h100 struct dc_dwb_params dwb_params; member
/drivers/gpu/drm/amd/display/dc/core/
A Ddc_stream.c494 wb_info->dwb_params.out_transfer_func = &stream->out_transfer_func; in dc_stream_add_writeback()
/drivers/gpu/drm/amd/display/dc/resource/dcn30/
A Ddcn30_resource.c1400 if (writeback_info->dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_ARGB || in dcn30_set_mcif_arb_params()
1401 writeback_info->dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_RGBA) in dcn30_set_mcif_arb_params()
/drivers/gpu/drm/amd/display/dc/resource/dcn20/
A Ddcn20_resource.c1617 …if (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.out_format == dwb_scaler_mod… in dcn20_set_mcif_arb_params()
1618 …if (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.output_depth == DWB_OUTPUT_P… in dcn20_set_mcif_arb_params()
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c2549 …mcif_wb->funcs->config_mcif_buf(mcif_wb, &wb_info->mcif_buf_params, wb_info->dwb_params.dest_heigh… in dcn20_enable_writeback()
2554 dwb->funcs->enable(dwb, &wb_info->dwb_params); in dcn20_enable_writeback()

Completed in 53 milliseconds