Home
last modified time | relevance | path

Searched refs:emit_reg_wait (Results 1 – 25 of 33) sorted by relevance

12

/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_ring.h265 void (*emit_reg_wait)(struct amdgpu_ring *ring, uint32_t reg, member
431 #define amdgpu_ring_emit_reg_wait(r, d, v, m) (r)->funcs->emit_reg_wait((r), (d), (v), (m))
A Djpeg_v2_5.c719 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
750 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
A Djpeg_v3_0.c620 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
A Djpeg_v5_0_0.c706 .emit_reg_wait = jpeg_v4_0_3_dec_ring_emit_reg_wait,
A Djpeg_v1_0.c585 .emit_reg_wait = jpeg_v1_0_decode_ring_emit_reg_wait,
A Dvcn_v3_0.c1883 .emit_reg_wait = vcn_dec_sw_ring_emit_reg_wait,
2047 .emit_reg_wait = vcn_v2_0_dec_ring_emit_reg_wait,
2146 .emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,
A Djpeg_v2_0.c829 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
A Djpeg_v4_0.c785 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
A Djpeg_v4_0_5.c830 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
A Duvd_v7_0.c1562 .emit_reg_wait = uvd_v7_0_ring_emit_reg_wait,
1594 .emit_reg_wait = uvd_v7_0_enc_ring_emit_reg_wait,
A Dvce_v4_0.c850 .emit_reg_wait = vce_v4_0_emit_reg_wait,
A Damdgpu_vpe.c935 .emit_reg_wait = vpe_ring_emit_reg_wait,
A Dvcn_v1_0.c2146 .emit_reg_wait = vcn_v1_0_dec_ring_emit_reg_wait,
2177 .emit_reg_wait = vcn_v1_0_enc_ring_emit_reg_wait,
A Dvcn_v2_0.c2201 .emit_reg_wait = vcn_v2_0_dec_ring_emit_reg_wait,
2231 .emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,
A Djpeg_v5_0_1.c893 .emit_reg_wait = jpeg_v4_0_3_dec_ring_emit_reg_wait,
A Dsdma_v4_0.c2441 .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,
2473 .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,
A Dsdma_v4_4_2.c2137 .emit_reg_wait = sdma_v4_4_2_ring_emit_reg_wait,
2169 .emit_reg_wait = sdma_v4_4_2_ring_emit_reg_wait,
A Dvcn_v2_5.c1830 .emit_reg_wait = vcn_v2_0_dec_ring_emit_reg_wait,
1929 .emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,
A Djpeg_v4_0_3.c1201 .emit_reg_wait = jpeg_v4_0_3_dec_ring_emit_reg_wait,
A Dvcn_v5_0_0.c1239 .emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,
A Dvcn_v5_0_1.c1258 .emit_reg_wait = vcn_v4_0_3_enc_ring_emit_reg_wait,
A Dvcn_v4_0_5.c1512 .emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,
A Dsdma_v6_0.c1784 .emit_reg_wait = sdma_v6_0_ring_emit_reg_wait,
A Dsdma_v7_0.c1709 .emit_reg_wait = sdma_v7_0_ring_emit_reg_wait,
A Dgfx_v9_0.c7452 .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,
7509 .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,
7553 .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,
7587 .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,

Completed in 80 milliseconds

12