Home
last modified time | relevance | path

Searched refs:g (Results 1 – 25 of 443) sorted by relevance

12345678910>>...18

/drivers/gpio/
A Dgpio-ftgpio010.c237 struct ftgpio_gpio *g; in ftgpio_gpio_probe() local
242 g = devm_kzalloc(dev, sizeof(*g), GFP_KERNEL); in ftgpio_gpio_probe()
243 if (!g) in ftgpio_gpio_probe()
246 g->dev = dev; in ftgpio_gpio_probe()
249 if (IS_ERR(g->base)) in ftgpio_gpio_probe()
257 if (IS_ERR(g->clk) && PTR_ERR(g->clk) == -EPROBE_DEFER) in ftgpio_gpio_probe()
275 g->gc.base = -1; in ftgpio_gpio_probe()
276 g->gc.parent = dev; in ftgpio_gpio_probe()
281 if (!IS_ERR(g->clk)) in ftgpio_gpio_probe()
284 girq = &g->gc.irq; in ftgpio_gpio_probe()
[all …]
A Dgpio-ixp4xx.c213 struct ixp4xx_gpio *g; in ixp4xx_gpio_probe() local
220 g = devm_kzalloc(dev, sizeof(*g), GFP_KERNEL); in ixp4xx_gpio_probe()
221 if (!g) in ixp4xx_gpio_probe()
223 g->dev = dev; in ixp4xx_gpio_probe()
226 if (IS_ERR(g->base)) in ixp4xx_gpio_probe()
227 return PTR_ERR(g->base); in ixp4xx_gpio_probe()
310 g->gc.ngpio = 16; in ixp4xx_gpio_probe()
317 g->gc.base = 0; in ixp4xx_gpio_probe()
318 g->gc.parent = &pdev->dev; in ixp4xx_gpio_probe()
321 girq = &g->gc.irq; in ixp4xx_gpio_probe()
[all …]
A Dgpio-davinci.c86 g = d->regs[bank]; in __davinci_direction()
91 writel_relaxed(mask, value ? &g->set_data : &g->clr_data); in __davinci_direction()
125 g = d->regs[bank]; in davinci_gpio_get()
140 g = d->regs[bank]; in davinci_gpio_set()
143 value ? &g->set_data : &g->clr_data); in davinci_gpio_set()
307 g = irqdata->regs; in gpio_irq_handler()
389 ? &g->set_falling : &g->clr_falling); in gpio_irq_type_unbanked()
391 ? &g->set_rising : &g->clr_rising); in gpio_irq_type_unbanked()
516 g = chips->regs[0]; in davinci_gpio_irq_setup()
556 irqdata->regs = g; in davinci_gpio_irq_setup()
[all …]
A Dgpio-bd71815.c129 struct bd71815_gpio *g; in gpo_bd71815_probe() local
140 g = devm_kzalloc(dev, sizeof(*g), GFP_KERNEL); in gpo_bd71815_probe()
141 if (!g) in gpo_bd71815_probe()
144 g->chip = bd71815gpo_chip; in gpo_bd71815_probe()
157 g->chip.ngpio = 2; in gpo_bd71815_probe()
159 g->chip.ngpio = 1; in gpo_bd71815_probe()
162 g->chip.base = -1; in gpo_bd71815_probe()
163 g->chip.parent = parent; in gpo_bd71815_probe()
164 g->regmap = dev_get_regmap(parent, NULL); in gpo_bd71815_probe()
165 g->dev = dev; in gpo_bd71815_probe()
[all …]
/drivers/pinctrl/qcom/
A Dpinctrl-msm.c88 return readl(pctrl->regs[g->tile] + g->name##_reg); \
93 writel(val, pctrl->regs[g->tile] + g->name##_reg); \
105 u32 val = g->intr_ack_high ? BIT(g->intr_status_bit) : 0; in MSM_ACCESSOR()
196 mask = GENMASK(g->mux_bit + order_base_2(g->nfuncs) - 1, g->mux_bit); in msm_pinmux_set_mux()
236 msm_writel_io(io_val | BIT(g->out_bit), pctrl, g); in msm_pinmux_set_mux()
239 msm_writel_io(io_val & ~BIT(g->out_bit), pctrl, g); in msm_pinmux_set_mux()
830 val = msm_readl_io(pctrl, g) & BIT(g->in_bit); in msm_gpio_update_dual_edge_pos()
836 val2 = msm_readl_io(pctrl, g) & BIT(g->in_bit); in msm_gpio_update_dual_edge_pos()
970 val = msm_readl_io(pctrl, g) & BIT(g->in_bit); in msm_gpio_update_dual_edge_parent()
983 val = msm_readl_io(pctrl, g) & BIT(g->in_bit); in msm_gpio_update_dual_edge_parent()
[all …]
/drivers/pinctrl/tegra/
A Dpinctrl-tegra.c271 val = pmx_readl(pmx, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
277 pmx_writel(pmx, val, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
415 *reg = g->tri_reg; in tegra_pinconf_reg()
416 *bit = g->tri_bit; in tegra_pinconf_reg()
421 *reg = g->mux_reg; in tegra_pinconf_reg()
427 *reg = g->mux_reg; in tegra_pinconf_reg()
433 *reg = g->mux_reg; in tegra_pinconf_reg()
439 *reg = g->mux_reg; in tegra_pinconf_reg()
445 *reg = g->mux_reg; in tegra_pinconf_reg()
691 val = pmx_readl(pmx, g->mux_bank, g->mux_reg); in tegra_pinconf_group_dbg_show()
[all …]
/drivers/usb/gadget/udc/
A Dtrace.h22 TP_ARGS(g, ret),
86 TP_ARGS(g, ret)
91 TP_ARGS(g, ret)
96 TP_ARGS(g, ret)
101 TP_ARGS(g, ret)
106 TP_ARGS(g, ret)
111 TP_ARGS(g, ret)
116 TP_ARGS(g, ret)
121 TP_ARGS(g, ret)
126 TP_ARGS(g, ret)
[all …]
/drivers/staging/most/dim2/
A Dhal.c121 g.dbr_map[i] |= mask; in alloc_dbr()
359 writel(readl(&g.dim2->ACMR0) | bit_mask(ch_addr), &g.dim2->ACMR0); in dim2_configure_channel()
365 writel(readl(&g.dim2->ACMR0) & ~bit_mask(ch_addr), &g.dim2->ACMR0); in dim2_clear_channel()
389 g.atx_dbr.wpc = g.atx_dbr.rpc; in dbrcnt_init()
395 g.atx_dbr.sz_queue[norm_pc(g.atx_dbr.wpc)] = buf_sz; in dbrcnt_enq()
396 g.atx_dbr.wpc++; in dbrcnt_enq()
543 &g.dim2->MLBC0); in dim2_initialize()
729 g.fcnt = fcnt; in dim_startup()
730 g.dbr_map[0] = 0; in dim_startup()
731 g.dbr_map[1] = 0; in dim_startup()
[all …]
/drivers/net/ethernet/microchip/sparx5/
A Dsparx5_main_regs.h1013 g, regs->gcnt[GC_ANA_AC_SDLB_LBGRP_TBL], 24, 0, 0, 1, 4)
1025 g, regs->gcnt[GC_ANA_AC_SDLB_LBGRP_TBL], 24, 4, 0, 1, 4)
1036 g, regs->gcnt[GC_ANA_AC_SDLB_LBGRP_TBL], 24, 8, 0, 1, 4)
5375 __REG(TARGET_HSIO_WRAP, 0, 1, 116, g, 2, 20, 0, 0, 1, 4)
5386 __REG(TARGET_HSIO_WRAP, 0, 1, 116, g, 2, 20, 4, 0, 1, 4)
5409 __REG(TARGET_HSIO_WRAP, 0, 1, 116, g, 2, 20, 12, r, 2, 4)
6516 __REG(TARGET_PORT_CONF, 0, 1, 72, g, 6, 8, 0, 0, 1, 4)
6992 __REG(TARGET_QRES, 0, 1, 0, g, 5120, 16, 0, 0, 1, 4)
7003 __REG(TARGET_QRES, 0, 1, 0, g, 5120, 16, 4, 0, 1, 4)
7014 __REG(TARGET_QRES, 0, 1, 0, g, 5120, 16, 8, 0, 1, 4)
[all …]
/drivers/gpu/drm/msm/dp/
A Ddp_utils.c15 u8 g[4]; in msm_dp_utils_get_g0_value() local
22 g[0] = c[3]; in msm_dp_utils_get_g0_value()
23 g[1] = c[0] ^ c[3]; in msm_dp_utils_get_g0_value()
24 g[2] = c[1]; in msm_dp_utils_get_g0_value()
25 g[3] = c[2]; in msm_dp_utils_get_g0_value()
28 ret_data = ((g[i] & 0x01) << i) | ret_data; in msm_dp_utils_get_g0_value()
36 u8 g[4]; in msm_dp_utils_get_g1_value() local
43 g[0] = c[0] ^ c[3]; in msm_dp_utils_get_g1_value()
44 g[1] = c[0] ^ c[1] ^ c[3]; in msm_dp_utils_get_g1_value()
45 g[2] = c[1] ^ c[2]; in msm_dp_utils_get_g1_value()
[all …]
/drivers/gpu/host1x/
A Djob.c223 g = &job->cmds[i].gather; in pin_job()
225 g->bo = host1x_bo_get(g->bo); in pin_job()
226 if (!g->bo) { in pin_job()
273 host1x_bo_put(g->bo); in pin_job()
463 fw->words = g->words; in validate()
464 fw->cmdbuf = g->bo; in validate()
544 g = &job->cmds[i].gather; in copy_gathers()
582 g->offset = offset; in copy_gathers()
585 if (validate(&fw, g)) in copy_gathers()
624 if (g->handled) in host1x_job_pin()
[all …]
/drivers/pinctrl/freescale/
A Dpinctrl-mxs.c213 for (i = 0; i < g->npins; i++) { in mxs_pinctrl_set_mux()
312 g->config = config; in mxs_pinconf_group_set()
369 g->name = group; in mxs_pinctrl_parse_group()
376 g->pins = devm_kcalloc(&pdev->dev, g->npins, sizeof(*g->pins), in mxs_pinctrl_parse_group()
378 if (!g->pins) in mxs_pinctrl_parse_group()
381 g->muxsel = devm_kcalloc(&pdev->dev, g->npins, sizeof(*g->muxsel), in mxs_pinctrl_parse_group()
383 if (!g->muxsel) in mxs_pinctrl_parse_group()
386 of_property_read_u32_array(np, propname, g->pins, g->npins); in mxs_pinctrl_parse_group()
388 g->muxsel[i] = MUXID_TO_MUXSEL(g->pins[i]); in mxs_pinctrl_parse_group()
389 g->pins[i] = MUXID_TO_PINID(g->pins[i]); in mxs_pinctrl_parse_group()
[all …]
/drivers/media/common/v4l2-tpg/
A Dv4l2-tpg-colors.c1161 *g = ig; in mult_matrix()
1237 *g = transfer_srgb_to_rgb(*g); in csc()
1272 *g = ((*g) < 0) ? 0 : (((*g) > 1) ? 1 : (*g)); in csc()
1279 *g = transfer_rgb_to_rec709(*g); in csc()
1284 *g = transfer_rgb_to_srgb(*g); in csc()
1289 *g = transfer_rgb_to_oprgb(*g); in csc()
1294 *g = transfer_rgb_to_dcip3(*g); in csc()
1299 *g = transfer_rgb_to_smpte2084(*g); in csc()
1304 *g = transfer_rgb_to_smpte240m(*g); in csc()
1387 double r, g, b; in main() local
[all …]
/drivers/net/ethernet/mellanox/mlx5/core/lib/
A Dfs_ttc.c35 struct mlx5_flow_group **g; member
398 ttc->g = kcalloc(groups->num_groups, sizeof(*ttc->g), GFP_KERNEL); in mlx5_create_ttc_table_groups()
399 if (!ttc->g) in mlx5_create_ttc_table_groups()
403 kfree(ttc->g); in mlx5_create_ttc_table_groups()
404 ttc->g = NULL; in mlx5_create_ttc_table_groups()
562 ttc->g = kcalloc(groups->num_groups, sizeof(*ttc->g), GFP_KERNEL); in mlx5_create_inner_ttc_table_groups()
563 if (!ttc->g) in mlx5_create_inner_ttc_table_groups()
567 kfree(ttc->g); in mlx5_create_inner_ttc_table_groups()
568 ttc->g = NULL; in mlx5_create_inner_ttc_table_groups()
698 ttc->g[i] = NULL; in mlx5_destroy_ttc_table()
[all …]
A Dipsec_fs_roce.c355 if (IS_ERR(g)) { in ipsec_fs_roce_tx_mpv_create_group_rules()
356 err = PTR_ERR(g); in ipsec_fs_roce_tx_mpv_create_group_rules()
360 roce->g = g; in ipsec_fs_roce_tx_mpv_create_group_rules()
510 if (IS_ERR(g)) { in ipsec_fs_roce_rx_mpv_create()
511 err = PTR_ERR(g); in ipsec_fs_roce_rx_mpv_create()
639 if (IS_ERR(g)) { in mlx5_ipsec_fs_roce_tx_create()
640 err = PTR_ERR(g); in mlx5_ipsec_fs_roce_tx_create()
644 roce->g = g; in mlx5_ipsec_fs_roce_tx_create()
755 if (IS_ERR(g)) { in mlx5_ipsec_fs_roce_rx_create()
760 roce->g = g; in mlx5_ipsec_fs_roce_rx_create()
[all …]
/drivers/clk/renesas/
A Dr9a06g032-clocks.c829 WARN_ON(!g->gate.reg && !g->gate.bit); in r9a06g032_clk_gate_set()
857 r9a06g032_clk_gate_set(g->clocks, &g->gate, 1); in r9a06g032_clk_gate_enable()
865 r9a06g032_clk_gate_set(g->clocks, &g->gate, 0); in r9a06g032_clk_gate_disable()
873 if (g->gate.reset.reg && !clk_rdesc_get(g->clocks, g->gate.reset)) in r9a06g032_clk_gate_is_enabled()
876 return clk_rdesc_get(g->clocks, g->gate.gate); in r9a06g032_clk_gate_is_enabled()
894 g = kzalloc(sizeof(*g), GFP_KERNEL); in r9a06g032_register_gate()
895 if (!g) in r9a06g032_register_gate()
1152 g = kzalloc(sizeof(*g), GFP_KERNEL); in r9a06g032_register_bitsel()
1153 if (!g) in r9a06g032_register_bitsel()
1242 g = kzalloc(sizeof(*g), GFP_KERNEL); in r9a06g032_register_dualgate()
[all …]
/drivers/net/ethernet/microchip/lan966x/
A Dlan966x_regs.h35 #define AFI_PORT_FRM_OUT(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 0, 0, 1, 4) argument
44 #define AFI_PORT_CFG(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 4, 0, 1, 4) argument
161 #define ANA_PGID(g) __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 0, 0, 1, 4) argument
170 #define ANA_PGID_CFG(g) __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 4, 0, 1, 4) argument
272 #define ANA_VLAN_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 0, 0, 1, 4) argument
305 #define ANA_DROP_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 4, 0, 1, 4) argument
332 #define ANA_QOS_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 8, 0, 1, 4) argument
1082 #define PTP_PIN_CFG(g) __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 0, 0, 1, 4) argument
1109 #define PTP_TOD_SEC_MSB(g) __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 4, 0, 1, 4) argument
1118 #define PTP_TOD_SEC_LSB(g) __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 8, 0, 1, 4) argument
[all …]
/drivers/gpu/drm/
A Ddrm_color_mgmt.c675 u16 r, g, b; in drm_crtc_load_gamma_565_from_888() local
681 set_gamma(crtc, i, r, g, b); in drm_crtc_load_gamma_565_from_888()
686 set_gamma(crtc, i, 0, g, 0); in drm_crtc_load_gamma_565_from_888()
705 u16 r, g, b; in drm_crtc_load_gamma_555_from_888() local
711 set_gamma(crtc, i, r, g, b); in drm_crtc_load_gamma_555_from_888()
720 g = (g << 8) | g; in fill_gamma_888()
723 set_gamma(crtc, i, r, g, b); in fill_gamma_888()
746 g = (g << 10) | (g << 4) | (g >> 2); in fill_gamma_565()
749 set_gamma(crtc, i, r, g, b); in fill_gamma_565()
775 g = (g << 11) | (g << 6) | (g << 1) | (g >> 4); in fill_gamma_555()
[all …]
/drivers/pinctrl/
A Dpinctrl-palmas.c695 if (!g->opt[i]) in palmas_pinctrl_set_mux()
714 __func__, g->mux_reg_base, g->mux_reg_add, in palmas_pinctrl_set_mux()
715 g->mux_reg_mask, i << g->mux_bit_shift); in palmas_pinctrl_set_mux()
718 g->mux_reg_mask, i << g->mux_bit_shift); in palmas_pinctrl_set_mux()
775 g->name); in palmas_pinconf_get()
807 g->name); in palmas_pinconf_get()
829 g->name); in palmas_pinconf_get()
888 g->name); in palmas_pinconf_set()
905 g->name); in palmas_pinconf_set()
914 g->name); in palmas_pinconf_set()
[all …]
/drivers/usb/mtu3/
A Dmtu3_gadget.c75 switch (mtu->g.speed) { in mtu3_ep_enable()
554 mtu->g.speed = USB_SPEED_UNKNOWN; in stop_activity()
574 driver->disconnect(&mtu->g); in stop_activity()
667 mtu->g.ep0 = &mep->ep; in init_hw_ep()
695 INIT_LIST_HEAD(&(mtu->g.ep_list)); in mtu3_gadget_init_eps()
709 mtu->g.ops = &mtu3_gadget_ops; in mtu3_gadget_setup()
711 mtu->g.speed = USB_SPEED_UNKNOWN; in mtu3_gadget_setup()
712 mtu->g.sg_supported = 0; in mtu3_gadget_setup()
713 mtu->g.name = MTU3_DRIVER_NAME; in mtu3_gadget_setup()
714 mtu->g.irq = mtu->irq; in mtu3_gadget_setup()
[all …]
/drivers/gpu/host1x/hw/
A Ddebug_hw.c218 struct host1x_job_gather *g; in show_channel_gathers() local
224 g = &job->cmds[i].gather; in show_channel_gathers()
229 mapped = host1x_bo_mmap(g->bo); in show_channel_gathers()
237 &g->base, g->offset, g->words); in show_channel_gathers()
239 show_gather(o, g->base + g->offset, g->words, NULL, in show_channel_gathers()
240 g->base, mapped); in show_channel_gathers()
243 host1x_bo_munmap(g->bo, mapped); in show_channel_gathers()
/drivers/net/ethernet/mellanox/mlx5/core/esw/acl/
A Dingress_lgcy.c23 struct mlx5_flow_group *g; in esw_acl_ingress_lgcy_groups_create() local
43 if (IS_ERR(g)) { in esw_acl_ingress_lgcy_groups_create()
44 err = PTR_ERR(g); in esw_acl_ingress_lgcy_groups_create()
59 if (IS_ERR(g)) { in esw_acl_ingress_lgcy_groups_create()
60 err = PTR_ERR(g); in esw_acl_ingress_lgcy_groups_create()
65 vport->ingress.legacy.allow_untagged_only_grp = g; in esw_acl_ingress_lgcy_groups_create()
76 if (IS_ERR(g)) { in esw_acl_ingress_lgcy_groups_create()
77 err = PTR_ERR(g); in esw_acl_ingress_lgcy_groups_create()
89 if (IS_ERR(g)) { in esw_acl_ingress_lgcy_groups_create()
90 err = PTR_ERR(g); in esw_acl_ingress_lgcy_groups_create()
[all …]
/drivers/net/ethernet/mellanox/mlx5/core/en/
A Dfs_tt_redirect.c153 ft->g = kcalloc(MLX5E_FS_UDP_NUM_GROUPS, sizeof(*ft->g), GFP_KERNEL); in fs_udp_create_groups()
155 if (!in || !ft->g) { in fs_udp_create_groups()
156 kfree(ft->g); in fs_udp_create_groups()
157 ft->g = NULL; in fs_udp_create_groups()
182 if (IS_ERR(ft->g[ft->num_groups])) in fs_udp_create_groups()
201 ft->g[ft->num_groups] = NULL; in fs_udp_create_groups()
435 ft->g = kcalloc(MLX5E_FS_UDP_NUM_GROUPS, sizeof(*ft->g), GFP_KERNEL); in fs_any_create_groups()
437 if (!in || !ft->g) { in fs_any_create_groups()
438 kfree(ft->g); in fs_any_create_groups()
439 ft->g = NULL; in fs_any_create_groups()
[all …]
/drivers/usb/gadget/function/
A Du_ether.h91 struct eth_dev *gether_setup_name(struct usb_gadget *g,
108 static inline struct eth_dev *gether_setup(struct usb_gadget *g, in gether_setup() argument
112 return gether_setup_name(g, dev_addr, host_addr, ethaddr, qmult, "usb"); in gether_setup()
151 void gether_set_gadget(struct net_device *net, struct usb_gadget *g);
283 static inline unsigned int gether_bitrate(struct usb_gadget *g) in gether_bitrate() argument
285 if (g->speed >= USB_SPEED_SUPER_PLUS) in gether_bitrate()
287 if (g->speed == USB_SPEED_SUPER) in gether_bitrate()
289 else if (g->speed == USB_SPEED_HIGH) in gether_bitrate()
/drivers/pinctrl/actions/
A Dpinctrl-owl.c175 if (g->funcs[id] == function) in get_group_mfp_mask_val()
178 if (WARN_ON(id == g->nfuncs)) in get_group_mfp_mask_val()
197 const struct owl_pingroup *g; in owl_set_mux() local
330 if (g->drv_reg < 0) in owl_group_pinconf_reg()
332 *reg = g->drv_reg; in owl_group_pinconf_reg()
333 *bit = g->drv_shift; in owl_group_pinconf_reg()
334 *width = g->drv_width; in owl_group_pinconf_reg()
337 if (g->sr_reg < 0) in owl_group_pinconf_reg()
339 *reg = g->sr_reg; in owl_group_pinconf_reg()
340 *bit = g->sr_shift; in owl_group_pinconf_reg()
[all …]

Completed in 125 milliseconds

12345678910>>...18