Home
last modified time | relevance | path

Searched refs:gate_offset (Results 1 – 5 of 5) sorted by relevance

/drivers/clk/rockchip/
A Dclk.h698 int gate_offset; member
722 .gate_offset = go, \
744 .gate_offset = go, \
762 .gate_offset = go, \
781 .gate_offset = go, \
799 .gate_offset = go, \
820 .gate_offset = -1, \
840 .gate_offset = -1, \
997 .gate_offset = o, \
1010 .gate_offset = o, \
[all …]
A Dclk.c72 if (gate_offset >= 0) { in rockchip_clk_register_branch()
80 gate->reg = base + gate_offset; in rockchip_clk_register_branch()
228 if (gate_offset >= 0) { in rockchip_clk_register_frac_branch()
231 gate->reg = base + gate_offset; in rockchip_clk_register_frac_branch()
320 if (gate_offset == 0) { in rockchip_clk_register_factor_branch()
331 gate->reg = base + gate_offset; in rockchip_clk_register_factor_branch()
571 list->gate_offset, list->gate_shift, in rockchip_clk_register_branches()
582 list->gate_offset, list->gate_shift, in rockchip_clk_register_branches()
590 ctx->reg_base + list->gate_offset, in rockchip_clk_register_branches()
597 list->gate_offset, list->gate_shift, in rockchip_clk_register_branches()
[all …]
A Dclk-half-divider.c164 u8 div_flags, int gate_offset, in rockchip_clk_register_halfdiv() argument
190 if (gate_offset >= 0) { in rockchip_clk_register_halfdiv()
196 gate->reg = base + gate_offset; in rockchip_clk_register_halfdiv()
A Dgate-link.c22 flags, ctx->reg_base + clkbr->gate_offset, in rk_clk_gate_link_register()
/drivers/clk/
A Dclk-stm32h7.c592 u32 gate_offset; member
602 .gate_offset = _gate_offset,\
978 u32 gate_offset; member
987 .gate_offset = _gate_offset,\
1279 stm32_oclk[n].gate_offset + base, in stm32h7_rcc_init()
1336 pclk[n].flags, base + pclk[n].gate_offset, in stm32h7_rcc_init()

Completed in 14 milliseconds