Home
last modified time | relevance | path

Searched refs:gate_reg (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/hisilicon/hibmc/
A Dhibmc_drm_drv.c185 u32 gate_reg; in hibmc_set_current_gate() local
195 gate_reg = HIBMC_MODE0_GATE; in hibmc_set_current_gate()
199 gate_reg = HIBMC_MODE1_GATE; in hibmc_set_current_gate()
203 gate_reg = HIBMC_MODE0_GATE; in hibmc_set_current_gate()
206 writel(gate, mmio + gate_reg); in hibmc_set_current_gate()
/drivers/clk/mediatek/
A Dclk-mtk.h98 uint32_t gate_reg; member
119 .gate_reg = _reg, \
170 .gate_reg = _gate_reg, \
A Dclk-mtk.c260 gate->reg = base + mc->gate_reg; in mtk_clk_register_composite()
/drivers/clk/
A Dclk-k210.c32 u8 gate_reg; member
50 .gate_reg = (_reg), \
682 if (!cfg->gate_reg) in k210_clk_enable()
686 reg = readl(ksc->regs + cfg->gate_reg); in k210_clk_enable()
688 writel(reg, ksc->regs + cfg->gate_reg); in k210_clk_enable()
702 if (!cfg->gate_reg) in k210_clk_disable()
706 reg = readl(ksc->regs + cfg->gate_reg); in k210_clk_disable()
708 writel(reg, ksc->regs + cfg->gate_reg); in k210_clk_disable()
A Dclk-bm1880.c72 u32 gate_reg; member
114 u32 gate_reg; member
149 .gate_reg = _gate_reg, \
166 .gate_reg = _gate_reg, \
733 sys_base + clks[i].gate_reg, in bm1880_clk_register_gate()
795 gate->reg = sys_base + clks->gate_reg; in bm1880_clk_register_composite()
/drivers/clk/socfpga/
A Dclk-gate-s10.c139 socfpga_clk->hw.reg = regbase + clks->gate_reg; in s10_register_gate()
197 socfpga_clk->hw.reg = regbase + clks->gate_reg; in agilex_register_gate()
A Dstratix10-clk.h66 unsigned long gate_reg; member

Completed in 21 milliseconds