Home
last modified time | relevance | path

Searched refs:hdlcd (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/arm/
A Dhdlcd_drv.c80 ret = request_irq(hdlcd->irq, hdlcd_irq, 0, "hdlcd", hdlcd); in hdlcd_irq_install()
97 free_irq(hdlcd->irq, hdlcd); in hdlcd_irq_uninstall()
108 if (IS_ERR(hdlcd->clk)) in hdlcd_load()
122 hdlcd->mmio = NULL; in hdlcd_load()
153 hdlcd->irq = ret; in hdlcd_load()
246 hdlcd = devm_drm_dev_alloc(dev, &hdlcd_driver, typeof(*hdlcd), base); in hdlcd_drm_bind()
247 if (IS_ERR(hdlcd)) in hdlcd_drm_bind()
248 return PTR_ERR(hdlcd); in hdlcd_drm_bind()
250 drm = &hdlcd->base; in hdlcd_drm_bind()
316 hdlcd->crtc.port = NULL; in hdlcd_drm_bind()
[all …]
A Dhdlcd_crtc.c43 hdlcd_write(hdlcd, HDLCD_REG_COMMAND, 0); in hdlcd_crtc_cleanup()
156 hdlcd_write(hdlcd, HDLCD_REG_BUS_OPTIONS, in hdlcd_crtc_mode_set_nofb()
173 clk_set_rate(hdlcd->clk, m->crtc_clock * 1000); in hdlcd_crtc_mode_set_nofb()
181 clk_prepare_enable(hdlcd->clk); in hdlcd_crtc_atomic_enable()
183 hdlcd_write(hdlcd, HDLCD_REG_COMMAND, 1); in hdlcd_crtc_atomic_enable()
193 hdlcd_write(hdlcd, HDLCD_REG_COMMAND, 0); in hdlcd_crtc_atomic_disable()
194 clk_disable_unprepare(hdlcd->clk); in hdlcd_crtc_atomic_disable()
203 rate = clk_round_rate(hdlcd->clk, clk_rate); in hdlcd_crtc_mode_valid()
274 struct hdlcd_drm_private *hdlcd; in hdlcd_plane_atomic_update() local
284 hdlcd = drm_to_hdlcd_priv(plane->dev); in hdlcd_plane_atomic_update()
[all …]
A Dhdlcd_drv.h27 static inline void hdlcd_write(struct hdlcd_drm_private *hdlcd, in hdlcd_write() argument
30 writel(value, hdlcd->mmio + reg); in hdlcd_write()
33 static inline u32 hdlcd_read(struct hdlcd_drm_private *hdlcd, unsigned int reg) in hdlcd_read() argument
35 return readl(hdlcd->mmio + reg); in hdlcd_read()
39 void hdlcd_set_scanout(struct hdlcd_drm_private *hdlcd);
A DMakefile2 hdlcd-y := hdlcd_drv.o hdlcd_crtc.o
3 obj-$(CONFIG_DRM_HDLCD) += hdlcd.o
A DKconfig17 If M is selected the module will be called hdlcd.

Completed in 9 milliseconds