Home
last modified time | relevance | path

Searched refs:hdmi_write (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/msm/hdmi/
A Dhdmi_hpd.c22 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
26 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
32 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
36 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
44 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
48 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
54 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
58 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset()
90 hdmi_write(hdmi, REG_HDMI_HPD_INT_CTRL, in msm_hdmi_hpd_enable()
100 hdmi_write(hdmi, REG_HDMI_HPD_CTRL, in msm_hdmi_hpd_enable()
[all …]
A Dhdmi_bridge.c107 hdmi_write(hdmi, REG_HDMI_AUDIO_INFO0, in msm_hdmi_config_audio_infoframe()
113 hdmi_write(hdmi, REG_HDMI_AUDIO_INFO1, in msm_hdmi_config_audio_infoframe()
143 hdmi_write(hdmi, REG_HDMI_GENERIC1_HDR, in msm_hdmi_config_spd_infoframe()
177 hdmi_write(hdmi, REG_HDMI_GENERIC0_HDR, in msm_hdmi_config_hdmi_infoframe()
369 hdmi_write(hdmi, REG_HDMI_TOTAL, in msm_hdmi_set_timings()
373 hdmi_write(hdmi, REG_HDMI_ACTIVE_HSYNC, in msm_hdmi_set_timings()
376 hdmi_write(hdmi, REG_HDMI_ACTIVE_VSYNC, in msm_hdmi_set_timings()
381 hdmi_write(hdmi, REG_HDMI_VSYNC_TOTAL_F2, in msm_hdmi_set_timings()
383 hdmi_write(hdmi, REG_HDMI_VSYNC_ACTIVE_F2, in msm_hdmi_set_timings()
387 hdmi_write(hdmi, REG_HDMI_VSYNC_TOTAL_F2, in msm_hdmi_set_timings()
[all …]
A Dhdmi_hdcp.c190 hdmi_write(hdmi, preg[i], pdata[i]); in msm_hdmi_hdcp_scm_wr()
305 hdmi_write(hdmi, REG_HDMI_HDCP_DDC_CTRL_0, in msm_reset_hdcp_ddc_failures()
420 hdmi_write(hdmi, REG_HDMI_HDCP_RESET, in msm_hdmi_hdcp_reauth_work()
430 hdmi_write(hdmi, REG_HDMI_HDCP_CTRL, 0); in msm_hdmi_hdcp_reauth_work()
477 hdmi_write(hdmi, REG_HDMI_CTRL, reg_val); in msm_hdmi_hdcp_auth_prepare()
548 hdmi_write(hdmi, REG_HDMI_CTRL, reg_val); in msm_hdmi_hdcp_auth_fail()
575 hdmi_write(hdmi, REG_HDMI_CTRL, reg_val); in msm_hdmi_hdcp_auth_done()
794 hdmi_write(hdmi, REG_HDMI_HDCP_INT_CTRL, in msm_hdmi_hdcp_auth_part1_key_exchange()
856 hdmi_write(hdmi, REG_HDMI_HDCP_CTRL, in msm_hdmi_hdcp_auth_part1_verify_r0()
1371 hdmi_write(hdmi, REG_HDMI_HDCP_RESET, in msm_hdmi_hdcp_off()
[all …]
A Dhdmi_i2c.c21 hdmi_write(hdmi, REG_HDMI_DDC_CTRL, in init_ddc()
23 hdmi_write(hdmi, REG_HDMI_DDC_CTRL, in init_ddc()
26 hdmi_write(hdmi, REG_HDMI_DDC_SPEED, in init_ddc()
30 hdmi_write(hdmi, REG_HDMI_DDC_SETUP, in init_ddc()
34 hdmi_write(hdmi, REG_HDMI_DDC_REF, in init_ddc()
49 hdmi_write(hdmi, REG_HDMI_DDC_INT_CTRL, in ddc_clear_irq()
81 hdmi_write(hdmi, REG_HDMI_DDC_INT_CTRL, in sw_done()
135 hdmi_write(hdmi, REG_HDMI_DDC_DATA, ddc_data); in msm_hdmi_i2c_xfer()
146 hdmi_write(hdmi, REG_HDMI_DDC_DATA, ddc_data); in msm_hdmi_i2c_xfer()
163 hdmi_write(hdmi, REG_HDMI_DDC_CTRL, in msm_hdmi_i2c_xfer()
[all …]
A Dhdmi_audio.c78 hdmi_write(hdmi, REG_HDMI_ACR_0(select - 1), in msm_hdmi_audio_update()
80 hdmi_write(hdmi, REG_HDMI_ACR_1(select - 1), in msm_hdmi_audio_update()
83 hdmi_write(hdmi, REG_HDMI_AUDIO_PKT_CTRL2, in msm_hdmi_audio_update()
90 hdmi_write(hdmi, REG_HDMI_GC, 0); in msm_hdmi_audio_update()
109 hdmi_write(hdmi, REG_HDMI_ACR_PKT_CTRL, acr_pkt_ctrl); in msm_hdmi_audio_update()
110 hdmi_write(hdmi, REG_HDMI_VBI_PKT_CTRL, vbi_pkt_ctrl); in msm_hdmi_audio_update()
111 hdmi_write(hdmi, REG_HDMI_AUDIO_PKT_CTRL1, aud_pkt_ctrl); in msm_hdmi_audio_update()
113 hdmi_write(hdmi, REG_HDMI_AUD_INT, in msm_hdmi_audio_update()
117 hdmi_write(hdmi, REG_HDMI_AUDIO_CFG, audio_config); in msm_hdmi_audio_update()
A Dhdmi.c31 hdmi_write(hdmi, REG_HDMI_CTRL, ctrl); in msm_hdmi_set_mode()
40 hdmi_write(hdmi, REG_HDMI_CTRL, ctrl); in msm_hdmi_set_mode()
A Dhdmi.h105 static inline void hdmi_write(struct hdmi *hdmi, u32 reg, u32 data) in hdmi_write() function
/drivers/gpu/drm/sti/
A Dsti_hdmi_tx3g4c28phy.c118 hdmi_write(hdmi, (pllctrl | PLL_CFG_EN), HDMI_SRZ_PLL_CFG); in sti_hdmi_tx3g4c28phy_start()
151 hdmi_write(hdmi, val, HDMI_SRZ_CFG); in sti_hdmi_tx3g4c28phy_start()
154 hdmi_write(hdmi, val, HDMI_SRZ_ICNTL); in sti_hdmi_tx3g4c28phy_start()
157 hdmi_write(hdmi, val, HDMI_SRZ_CALCODE_EXT); in sti_hdmi_tx3g4c28phy_start()
171 hdmi_write(hdmi, val, HDMI_SRZ_CFG); in sti_hdmi_tx3g4c28phy_start()
172 hdmi_write(hdmi, 0x0, HDMI_SRZ_ICNTL); in sti_hdmi_tx3g4c28phy_start()
173 hdmi_write(hdmi, 0x0, HDMI_SRZ_CALCODE_EXT); in sti_hdmi_tx3g4c28phy_start()
197 hdmi_write(hdmi, val, HDMI_SRZ_CFG); in sti_hdmi_tx3g4c28phy_stop()
198 hdmi_write(hdmi, 0, HDMI_SRZ_PLL_CFG); in sti_hdmi_tx3g4c28phy_stop()
A Dsti_hdmi.c302 hdmi_write(hdmi, conf, HDMI_CFG); in hdmi_config()
338 hdmi_write(hdmi, val, HDMI_SW_DI_CFG); in hdmi_infoframe_reset()
341 hdmi_write(hdmi, 0x0, head_offset); in hdmi_infoframe_reset()
343 hdmi_write(hdmi, 0x0, pack_offset + i); in hdmi_infoframe_reset()
405 hdmi_write(hdmi, val, HDMI_SW_DI_CFG); in hdmi_infoframe_write_infopack()
430 hdmi_write(hdmi, val, HDMI_SW_DI_CFG); in hdmi_infoframe_write_infopack()
509 hdmi_write(hdmi, val, HDMI_SW_DI_CFG); in hdmi_audio_infoframe_config()
582 hdmi_write(hdmi, val, HDMI_CFG); in hdmi_swreset()
599 hdmi_write(hdmi, val, HDMI_CFG); in hdmi_swreset()
768 hdmi_write(hdmi, val, HDMI_CFG); in sti_hdmi_disable()
[all …]
A Dsti_hdmi.h94 void hdmi_write(struct sti_hdmi *hdmi, u32 val, int offset);
/drivers/gpu/drm/bridge/synopsys/
A Ddw-hdmi-i2s-audio.c22 static inline void hdmi_write(struct dw_hdmi_i2s_audio_data *audio, in hdmi_write() function
54 hdmi_write(audio, HDMI_AUD_CONF0_SW_RESET, HDMI_AUD_CONF0); in dw_hdmi_i2s_hw_params()
55 hdmi_write(audio, (u8)~HDMI_MC_SWRSTZ_I2SSWRST_REQ, HDMI_MC_SWRSTZ); in dw_hdmi_i2s_hw_params()
109 hdmi_write(audio, inputclkfs, HDMI_AUD_INPUTCLKFS); in dw_hdmi_i2s_hw_params()
110 hdmi_write(audio, conf0, HDMI_AUD_CONF0); in dw_hdmi_i2s_hw_params()
111 hdmi_write(audio, conf1, HDMI_AUD_CONF1); in dw_hdmi_i2s_hw_params()
/drivers/media/i2c/
A Dadv7842.c941 hdmi_write(sd, reg->reg & 0xff, val); in adv7842_s_register()
1899 hdmi_write(sd, 0xc0, 0x00); in select_input()
1911 hdmi_write(sd, 0x85, 0x1f); /* equaliser */ in select_input()
1913 hdmi_write(sd, 0x89, 0x04); /* equaliser */ in select_input()
1914 hdmi_write(sd, 0x8a, 0x1e); /* equaliser */ in select_input()
1915 hdmi_write(sd, 0x93, 0x04); /* equaliser */ in select_input()
1916 hdmi_write(sd, 0x94, 0x1e); /* equaliser */ in select_input()
1919 hdmi_write(sd, 0x9d, 0x02); /* equaliser */ in select_input()
3010 hdmi_write(sd, 0x48, in adv7842_core_init()
3097 hdmi_write(sd, 0x69, 0x5c); in adv7842_core_init()
[all …]
A Dadv7604.c564 static inline int hdmi_write(struct v4l2_subdev *sd, u8 reg, u8 val) in hdmi_write() function
573 return hdmi_write(sd, reg, (hdmi_read(sd, reg) & ~mask) | val); in hdmi_write_clr_set()
1748 hdmi_write(sd, 0x01, enable ? 0x00 : 0x78); in adv7604_set_termination()
1753 hdmi_write(sd, 0x83, enable ? 0xfe : 0xff); in adv7611_set_termination()
1795 hdmi_write(sd, 0x00, state->selected_input & 0x03); in select_input()
2879 hdmi_write(sd, 0x48, in adv76xx_core_init()
/drivers/media/i2c/adv748x/
A Dadv748x.h400 #define hdmi_write(s, r, v) adv748x_write(s, ADV748X_PAGE_HDMI, r, v) macro

Completed in 43 milliseconds