| /drivers/video/fbdev/geode/ |
| A D | video_cs5530.c | 137 int blank, hsync, vsync; in cs5530_blank_display() local 141 blank = 0; hsync = 1; vsync = 1; in cs5530_blank_display() 144 blank = 1; hsync = 1; vsync = 1; in cs5530_blank_display() 147 blank = 1; hsync = 1; vsync = 0; in cs5530_blank_display() 150 blank = 1; hsync = 0; vsync = 1; in cs5530_blank_display() 153 blank = 1; hsync = 0; vsync = 0; in cs5530_blank_display() 168 if (hsync) in cs5530_blank_display() 176 if (hsync && vsync) in cs5530_blank_display()
|
| A D | video_gx.c | 298 int blank, hsync, vsync, crt; in gx_blank_display() local 303 blank = 0; hsync = 1; vsync = 1; crt = 1; in gx_blank_display() 306 blank = 1; hsync = 1; vsync = 1; crt = 1; in gx_blank_display() 309 blank = 1; hsync = 1; vsync = 0; crt = 1; in gx_blank_display() 312 blank = 1; hsync = 0; vsync = 1; crt = 1; in gx_blank_display() 315 blank = 1; hsync = 0; vsync = 0; crt = 0; in gx_blank_display() 325 if (hsync) in gx_blank_display()
|
| A D | lxfb_ops.c | 526 int blank, hsync, vsync; in lx_blank_display() local 531 blank = 0; hsync = 1; vsync = 1; in lx_blank_display() 534 blank = 1; hsync = 1; vsync = 1; in lx_blank_display() 537 blank = 1; hsync = 1; vsync = 0; in lx_blank_display() 540 blank = 1; hsync = 0; vsync = 1; in lx_blank_display() 543 blank = 1; hsync = 0; vsync = 0; in lx_blank_display() 554 if (hsync) in lx_blank_display() 563 if (vsync && hsync) in lx_blank_display()
|
| /drivers/media/v4l2-core/ |
| A D | v4l2-dv-timings.c | 280 t1->bt.hsync == t2->bt.hsync && in v4l2_match_dv_timings() 328 bt->hsync, bt->hbackporch); in v4l2_print_dv_timings() 604 hsync = CVT_RB_H_SYNC; in v4l2_detect_cvt() 605 h_fp = h_blank - h_bp - hsync; in v4l2_detect_cvt() 627 hsync = (hsync / CVT_CELL_GRAN) * CVT_CELL_GRAN; in v4l2_detect_cvt() 628 h_fp = h_blank - hsync - h_bp; in v4l2_detect_cvt() 637 t.bt.hsync = hsync; in v4l2_detect_cvt() 726 int v_fp, v_bp, h_fp, hsync; in v4l2_detect_gtf() local 791 hsync = DIV_ROUND_CLOSEST(hsync, GTF_CELL_GRAN) * GTF_CELL_GRAN; in v4l2_detect_gtf() 793 h_fp = h_blank / 2 - hsync; in v4l2_detect_gtf() [all …]
|
| /drivers/video/fbdev/core/ |
| A D | fbcvt.c | 47 u32 hsync; member 127 u32 hsync; in fb_cvt_hsync() local 130 hsync = 32; in fb_cvt_hsync() 132 hsync = (FB_CVT_CELLSIZE * cvt->htotal)/100; in fb_cvt_hsync() 134 hsync &= ~(FB_CVT_CELLSIZE - 1); in fb_cvt_hsync() 135 return hsync; in fb_cvt_hsync() 266 mode->hsync_len = cvt->hsync; in fb_cvt_convert_to_mode() 355 cvt.hsync = fb_cvt_hsync(&cvt); in fb_find_mode_cvt() 359 cvt.h_front_porch = cvt.hblank - cvt.hsync - cvt.h_back_porch + in fb_find_mode_cvt()
|
| /drivers/gpu/drm/gma500/ |
| A D | psb_intel_display.c | 271 REG_WRITE(map->hsync, (adjusted_mode->crtc_hsync_start - 1) | in psb_intel_crtc_mode_set() 386 int hsync; in psb_intel_crtc_mode_get() local 395 hsync = REG_READ(map->hsync); in psb_intel_crtc_mode_get() 401 hsync = p->hsync; in psb_intel_crtc_mode_get() 413 mode->hsync_start = (hsync & 0xffff) + 1; in psb_intel_crtc_mode_get() 414 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; in psb_intel_crtc_mode_get()
|
| A D | cdv_intel_display.c | 787 REG_WRITE(map->hsync, (adjusted_mode->crtc_hsync_start - 1) | in cdv_intel_crtc_mode_set() 924 int hsync; in cdv_intel_crtc_mode_get() local 930 hsync = REG_READ(map->hsync); in cdv_intel_crtc_mode_get() 936 hsync = p->hsync; in cdv_intel_crtc_mode_get() 948 mode->hsync_start = (hsync & 0xffff) + 1; in cdv_intel_crtc_mode_get() 949 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; in cdv_intel_crtc_mode_get()
|
| A D | oaktrail_device.c | 147 p->hsync = PSB_RVDC32(HSYNC_A); in oaktrail_save_display_registers() 267 PSB_WVDC32(p->hsync, HSYNC_A); in oaktrail_restore_display_registers() 405 .hsync = HSYNC_A, 429 .hsync = HSYNC_B,
|
| A D | psb_device.c | 207 .hsync = HSYNC_A, 231 .hsync = HSYNC_B,
|
| /drivers/media/i2c/ |
| A D | ths8200.c | 225 ths8200_write(sd, THS8200_DTG1_SPEC_A, bt->hsync); in ths8200_setup() 236 (bt->hbackporch + bt->hsync) & 0xff); in ths8200_setup() 244 ((bt->hbackporch + bt->hsync) & 0x100) >> 1); in ths8200_setup() 302 ths8200_write(sd, THS8200_DTG2_HLENGTH_LSB, bt->hsync & 0xff); in ths8200_setup() 304 (bt->hsync >> 2) & 0xc0); in ths8200_setup() 358 bt->hsync, bt->vsync); in ths8200_setup()
|
| /drivers/gpu/drm/sun4i/ |
| A D | sun4i_rgb.c | 67 u32 hsync = mode->hsync_end - mode->hsync_start; in sun4i_rgb_mode_valid() local 75 if (hsync < 1) in sun4i_rgb_mode_valid() 78 if (hsync > 0x3ff) in sun4i_rgb_mode_valid()
|
| A D | sun4i_tcon.c | 511 unsigned int bp, hsync, vsync; in sun4i_tcon0_mode_set_rgb() local 562 hsync = mode->crtc_hsync_end - mode->crtc_hsync_start; in sun4i_tcon0_mode_set_rgb() 564 DRM_DEBUG_DRIVER("Setting HSYNC %d, VSYNC %d\n", hsync, vsync); in sun4i_tcon0_mode_set_rgb() 567 SUN4I_TCON0_BASIC3_H_SYNC(hsync)); in sun4i_tcon0_mode_set_rgb() 601 unsigned int bp, hsync, vsync, vtotal; in sun4i_tcon1_mode_set() local 675 hsync = mode->crtc_hsync_end - mode->crtc_hsync_start; in sun4i_tcon1_mode_set() 677 DRM_DEBUG_DRIVER("Setting HSYNC %d, VSYNC %d\n", hsync, vsync); in sun4i_tcon1_mode_set() 680 SUN4I_TCON1_BASIC5_H_SYNC(hsync)); in sun4i_tcon1_mode_set()
|
| /drivers/media/pci/mgb4/ |
| A D | mgb4_sysfs_out.c | 267 voutdev->config->regs.hsync); in hsync_width_show() 291 mgb4_mask_reg(&voutdev->mgbdev->video, voutdev->config->regs.hsync, in hsync_width_store() 339 voutdev->config->regs.hsync); in hback_porch_show() 363 mgb4_mask_reg(&voutdev->mgbdev->video, voutdev->config->regs.hsync, in hback_porch_store() 411 voutdev->config->regs.hsync); in hfront_porch_show() 435 mgb4_mask_reg(&voutdev->mgbdev->video, voutdev->config->regs.hsync, in hfront_porch_store() 485 voutdev->config->regs.hsync); in hsync_polarity_show() 509 mgb4_mask_reg(&voutdev->mgbdev->video, voutdev->config->regs.hsync, in hsync_polarity_store()
|
| A D | mgb4_vout.c | 66 u32 hsync = mgb4_read_reg(video, regs->hsync); in get_timings() local 74 if (hsync & (1U << 31)) in get_timings() 79 timings->bt.hsync = (hsync & 0x00FF0000) >> 16; in get_timings() 81 timings->bt.hbackporch = (hsync & 0x0000FF00) >> 8; in get_timings() 82 timings->bt.hfrontporch = hsync & 0x000000FF; in get_timings() 671 mgb4_write_reg(video, regs->hsync, 0x00283232); in fpga_init() 701 voutdev->regs[3].offset = voutdev->config->regs.hsync; in create_debugfs()
|
| A D | mgb4_vin.c | 146 u32 hsync = mgb4_read_reg(video, regs->hsync); in get_timings() local 164 timings->bt.hsync = (hsync & 0x00FF0000) >> 16; in get_timings() 166 timings->bt.hbackporch = (hsync & 0x0000FF00) >> 8; in get_timings() 167 timings->bt.hfrontporch = hsync & 0x000000FF; in get_timings() 874 vindev->regs[6].offset = vindev->config->regs.hsync; in create_debugfs()
|
| A D | mgb4_vout.h | 23 u32 hsync; member
|
| A D | mgb4_vin.h | 25 u32 hsync; member
|
| A D | mgb4_io.h | 49 u32 width = bt->width + bt->hfrontporch + bt->hsync + bt->hbackporch; in pixel_size()
|
| /drivers/gpu/drm/i915/display/ |
| A D | vlv_dsi.c | 1022 u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp; in bxt_dsi_get_pipe_config() local 1067 hsync = intel_de_read(display, MIPI_HSYNC_PADDING_COUNT(display, port)); in bxt_dsi_get_pipe_config() 1073 hsync = pixels_from_txbyteclkhs(hsync, bpp, lane_count, in bxt_dsi_get_pipe_config() 1080 hsync *= 2; in bxt_dsi_get_pipe_config() 1089 adjusted_mode->crtc_htotal = hactive + hfp + hsync + hbp; in bxt_dsi_get_pipe_config() 1091 adjusted_mode->crtc_hsync_end = hsync + adjusted_mode->crtc_hsync_start; in bxt_dsi_get_pipe_config() 1224 u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp; in set_dsi_timings() local 1228 hsync = adjusted_mode->crtc_hsync_end - adjusted_mode->crtc_hsync_start; in set_dsi_timings() 1236 hsync /= 2; in set_dsi_timings() 1248 hsync = txbyteclkhs(hsync, bpp, lane_count, in set_dsi_timings() [all …]
|
| /drivers/gpu/drm/sti/ |
| A D | sti_vtg.c | 117 u32 hsync; member 212 sync->hsync = (stop << 16) | start; in vtg_set_hsync_vsync_pos() 268 writel(sync[i].hsync, in vtg_set_mode()
|
| /drivers/gpu/drm/imx/dc/ |
| A D | dc-fg.c | 143 u32 hact, htotal, hsync, hsbp; in dc_fg_cfg_videomode() local 150 hsync = m->crtc_hsync_end - m->crtc_hsync_start; in dc_fg_cfg_videomode() 160 regmap_write(fg->reg, HTCFG2, HSYNC(hsync) | HSBP(hsbp) | HSEN); in dc_fg_cfg_videomode()
|
| /drivers/gpu/drm/stm/ |
| A D | dw_mipi_dsi-stm.c | 529 int dsi_short_packet_size_px, hfp, hsync, hbp, delay_to_lp; in dw_mipi_dsi_stm_mode_valid() local 549 hsync = mode->hsync_end - mode->hsync_start; in dw_mipi_dsi_stm_mode_valid() 553 if (hsync < dsi_short_packet_size_px) in dw_mipi_dsi_stm_mode_valid() 563 hbp += hsync - dsi_short_packet_size_px; in dw_mipi_dsi_stm_mode_valid()
|
| /drivers/gpu/drm/mediatek/ |
| A D | mtk_dpi.c | 606 struct mtk_dpi_sync_param hsync; in mtk_dpi_set_display_mode() local 630 hsync.sync_width = vm.hsync_len / dpi->conf->pixels_per_iter; in mtk_dpi_set_display_mode() 631 hsync.back_porch = vm.hback_porch / dpi->conf->pixels_per_iter; in mtk_dpi_set_display_mode() 632 hsync.front_porch = vm.hfront_porch / dpi->conf->pixels_per_iter; in mtk_dpi_set_display_mode() 634 hsync.shift_half_line = false; in mtk_dpi_set_display_mode() 658 mtk_dpi_config_hsync(dpi, &hsync); in mtk_dpi_set_display_mode()
|
| /drivers/gpu/drm/bridge/ |
| A D | chipone-icn6211.c | 349 u16 hfp, hbp, hsync; in chipone_atomic_enable() local 389 hsync = mode->hsync_end - mode->hsync_start; in chipone_atomic_enable() 393 chipone_writeb(icn, HSYNC_LI, hsync & 0xff); in chipone_atomic_enable() 398 HFP_HSW_HBP_HI_HS(hsync) | in chipone_atomic_enable()
|
| /drivers/media/platform/aspeed/ |
| A D | aspeed-video.c | 985 u32 mds, sync, htotal, vtotal, vsync, hsync; in aspeed_video_get_timings() local 992 hsync = FIELD_GET(VE_SYNC_STATUS_HSYNC, sync); in aspeed_video_get_timings() 1003 if (hsync > det->width) in aspeed_video_get_timings() 1019 det->hbackporch = v->frame_left - hsync; in aspeed_video_get_timings() 1021 det->hsync = hsync; in aspeed_video_get_timings() 1024 det->hfrontporch = hsync - v->frame_right; in aspeed_video_get_timings() 1025 det->hsync = htotal - hsync; in aspeed_video_get_timings()
|