Home
last modified time | relevance | path

Searched refs:ih_soft (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dvega10_ih.c303 if (adev->irq.ih_soft.ring_size) in vega10_ih_irq_init()
304 adev->irq.ih_soft.enabled = true; in vega10_ih_irq_init()
341 if (ih == &adev->irq.ih || ih == &adev->irq.ih_soft) { in vega10_ih_get_wptr()
423 if (ih == &adev->irq.ih_soft) in vega10_ih_set_rptr()
518 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in vega10_ih_sw_init()
A Dvega20_ih.c384 if (adev->irq.ih_soft.ring_size) in vega20_ih_irq_init()
385 adev->irq.ih_soft.enabled = true; in vega20_ih_irq_init()
422 if (ih == &adev->irq.ih || ih == &adev->irq.ih_soft) { in vega20_ih_get_wptr()
508 if (ih == &adev->irq.ih_soft) in vega20_ih_set_rptr()
611 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, use_bus_addr); in vega20_ih_sw_init()
A Dnavi10_ih.c373 if (adev->irq.ih_soft.ring_size) in navi10_ih_irq_init()
374 adev->irq.ih_soft.enabled = true; in navi10_ih_irq_init()
412 if (ih == &adev->irq.ih || ih == &adev->irq.ih_soft) { in navi10_ih_get_wptr()
493 if (ih == &adev->irq.ih_soft) in navi10_ih_set_rptr()
586 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in navi10_ih_sw_init()
A Damdgpu_irq.c222 amdgpu_ih_process(adev, &adev->irq.ih_soft); in amdgpu_irq_handle_ih_soft()
339 amdgpu_ih_ring_fini(adev, &adev->irq.ih_soft); in amdgpu_irq_fini_hw()
516 amdgpu_ih_ring_write(adev, &adev->irq.ih_soft, entry->iv_entry, num_dw); in amdgpu_irq_delegate()
A Damdgpu_irq.h92 struct amdgpu_ih_ring ih, ih1, ih2, ih_soft; member
A Dih_v6_0.c402 if (adev->irq.ih_soft.ring_size) in ih_v6_0_irq_init()
403 adev->irq.ih_soft.enabled = true; in ih_v6_0_irq_init()
612 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in ih_v6_0_sw_init()
A Dih_v6_1.c373 if (adev->irq.ih_soft.ring_size) in ih_v6_1_irq_init()
374 adev->irq.ih_soft.enabled = true; in ih_v6_1_irq_init()
587 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, PAGE_SIZE, true); in ih_v6_1_sw_init()
A Dih_v7_0.c373 if (adev->irq.ih_soft.ring_size) in ih_v7_0_irq_init()
374 adev->irq.ih_soft.enabled = true; in ih_v7_0_irq_init()
577 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, PAGE_SIZE, true); in ih_v7_0_sw_init()
A Damdgpu_ih.c315 return ih == &adev->irq.ih ? "ih" : ih == &adev->irq.ih_soft ? "sw ih" : in amdgpu_ih_ring_name()
A Dgmc_v10_0.c119 if (entry->ih != &adev->irq.ih_soft && in gmc_v10_0_process_interrupt()
A Dgmc_v9_0.c602 if (entry->ih != &adev->irq.ih_soft && in gmc_v9_0_process_interrupt()
/drivers/gpu/drm/amd/amdkfd/
A Dkfd_device.c1631 if (entry->ih == &adev->irq.ih_soft || entry->ih == &adev->irq.ih1) { in kgd2kfd_vmfault_fast_path()
A Dkfd_svm.c2313 &pdd->dev->adev->irq.ih_soft); in svm_range_drain_retry_fault()
2509 ih = &adev->irq.ih_soft; in svm_range_unmap_from_cpu()

Completed in 49 milliseconds