Home
last modified time | relevance | path

Searched refs:in_ctx (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml2/
A Ddml2_utils.c308 dml_pipe_idx = find_dml_pipe_idx_by_plane_id(in_ctx, plane_id); in dml2_calculate_rq_and_dlg_params()
339 dml_rq_dlg_get_rq_reg(&s->rq_regs, &in_ctx->v20.dml_core_ctx, dml_pipe_idx); in dml2_calculate_rq_and_dlg_params()
364 …text->bw_ctx.bw.dcn.clk.max_supported_dppclk_khz = in_ctx->v20.dml_core_ctx.states.state_array[in_… in dml2_calculate_rq_and_dlg_params()
366 …ext->bw_ctx.bw.dcn.clk.max_supported_dispclk_khz = in_ctx->v20.dml_core_ctx.states.state_array[in_… in dml2_calculate_rq_and_dlg_params()
456 void dml2_initialize_det_scratch(struct dml2_context *in_ctx) in dml2_initialize_det_scratch() argument
461 in_ctx->det_helper_scratch.dpps_per_surface[i] = 1; in dml2_initialize_det_scratch()
487 max_det_size = in_ctx->config.det_segment_size * in_ctx->config.max_segments_per_hubp; in dml2_apply_det_buffer_allocation_policy()
493 if (in_ctx->config.override_det_buffer_size_kbytes) in dml2_apply_det_buffer_allocation_policy()
517 max_det_size = in_ctx->config.det_segment_size * in_ctx->config.max_segments_per_hubp; in dml2_verify_det_buffer_configuration()
522 if (get_plane_id(in_ctx, display_state, display_state->res_ctx.pipe_ctx[i].plane_state, in dml2_verify_det_buffer_configuration()
[all …]
A Ddml2_utils.h122 …context, struct resource_context *out_new_hw_state, struct dml2_context *in_ctx, unsigned int pipe…
131 void dml2_apply_det_buffer_allocation_policy(struct dml2_context *in_ctx, struct dml_display_cfg_st…
141 bool dml2_verify_det_buffer_configuration(struct dml2_context *in_ctx, struct dc_state *display_sta…
148 void dml2_initialize_det_scratch(struct dml2_context *in_ctx);
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_wrapper.c88 struct dml2_context *in_ctx, unsigned int pipe_cnt) in dml21_calculate_rq_and_dlg_params() argument
111 dml_phantom_prog_idx = in_ctx->v21.mode_programming.programming->display_config.num_planes; in dml21_calculate_rq_and_dlg_params()
114 pln_prog = &in_ctx->v21.mode_programming.programming->plane_programming[dml_prog_idx]; in dml21_calculate_rq_and_dlg_params()
119 …stream_prog = &in_ctx->v21.mode_programming.programming->stream_programming[pln_prog->plane_descri… in dml21_calculate_rq_and_dlg_params()
125 …num_pipes = dml21_find_dc_pipes_for_plane(dc, context, in_ctx, dc_main_pipes, dc_phantom_pipes, dm… in dml21_calculate_rq_and_dlg_params()
132 dml21_program_dc_pipe(in_ctx, context, dc_main_pipes[dc_pipe_index], pln_prog, stream_prog); in dml21_calculate_rq_and_dlg_params()
135 dml21_program_dc_pipe(in_ctx, context, dc_phantom_pipes[dc_pipe_index], pln_prog, stream_prog); in dml21_calculate_rq_and_dlg_params()
153 if (in_ctx->v21.dml_init.soc_bb.clk_table.dispclk.num_clk_values > 1) { in dml21_calculate_rq_and_dlg_params()
155 …in_ctx->v21.dml_init.soc_bb.clk_table.dispclk.clk_values_khz[in_ctx->v21.dml_init.soc_bb.clk_table… in dml21_calculate_rq_and_dlg_params()
160 if (in_ctx->v21.dml_init.soc_bb.clk_table.dppclk.num_clk_values > 1) { in dml21_calculate_rq_and_dlg_params()
[all …]
A Ddml21_translation_helper.c1151 void dml21_copy_clocks_to_dc_state(struct dml2_context *in_ctx, struct dc_state *context) in dml21_copy_clocks_to_dc_state() argument
1154 …context->bw_ctx.bw.dcn.clk.dispclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4… in dml21_copy_clocks_to_dc_state()
1155 …context->bw_ctx.bw.dcn.clk.dcfclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x… in dml21_copy_clocks_to_dc_state()
1156 …context->bw_ctx.bw.dcn.clk.dramclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4… in dml21_copy_clocks_to_dc_state()
1157 …context->bw_ctx.bw.dcn.clk.fclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x.a… in dml21_copy_clocks_to_dc_state()
1159 …context->bw_ctx.bw.dcn.clk.idle_fclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dc… in dml21_copy_clocks_to_dc_state()
1162 …context->bw_ctx.bw.dcn.clk.p_state_change_support = in_ctx->v21.mode_programming.programming->uclk… in dml21_copy_clocks_to_dc_state()
1163 …context->bw_ctx.bw.dcn.clk.dtbclk_en = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x.… in dml21_copy_clocks_to_dc_state()
1164 …context->bw_ctx.bw.dcn.clk.ref_dtbclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.d… in dml21_copy_clocks_to_dc_state()
1165 …context->bw_ctx.bw.dcn.clk.socclk_khz = in_ctx->v21.mode_programming.programming->min_clocks.dcn4x… in dml21_copy_clocks_to_dc_state()
[all …]
A Ddml21_translation_helper.h22 void dml21_copy_clocks_to_dc_state(struct dml2_context *in_ctx, struct dc_state *context);
23 …ark_sets(const struct dc *in_dc, union dcn_watermark_set *watermarks, struct dml2_context *in_ctx);
A Ddml21_utils.h26 struct dml2_context *in_ctx,
A Ddml21_utils.c163 struct dml2_context *in_ctx, in dml21_populate_mall_allocation_size() argument
175 if (in_ctx->config.svp_pstate.callbacks.get_pipe_subvp_type(context, dc_pipe) != SUBVP_PHANTOM) { in dml21_populate_mall_allocation_size()
/drivers/usb/cdns3/
A Dcdnsp-mem.c480 if (!pdev->in_ctx.bytes) { in cdnsp_init_device_ctx()
675 if (pdev->in_ctx.bytes) in cdnsp_free_priv_device()
677 pdev->in_ctx.dma); in cdnsp_free_priv_device()
683 pdev->in_ctx.bytes = NULL; in cdnsp_free_priv_device()
702 pdev->cmd.in_ctx = &pdev->in_ctx; in cdnsp_alloc_priv_device()
710 pdev->in_ctx.dma); in cdnsp_alloc_priv_device()
957 ep_ctx = pep->in_ctx; in cdnsp_endpoint_init()
1019 pep->in_ctx->ep_info = 0; in cdnsp_endpoint_zero()
1020 pep->in_ctx->ep_info2 = 0; in cdnsp_endpoint_zero()
1021 pep->in_ctx->deq = 0; in cdnsp_endpoint_zero()
[all …]
A Dcdnsp-gadget.c468 ctrl_ctx = cdnsp_get_input_control_ctx(&pdev->in_ctx); in cdnsp_zero_in_ctx()
478 slot_ctx = cdnsp_get_slot_ctx(&pdev->in_ctx); in cdnsp_zero_in_ctx()
484 ep_ctx = cdnsp_get_ep_ctx(&pdev->in_ctx, i); in cdnsp_zero_in_ctx()
682 ctrl_ctx = cdnsp_get_input_control_ctx(&pdev->in_ctx); in cdnsp_update_eps_configuration()
693 slot_ctx = cdnsp_get_slot_ctx(&pdev->in_ctx); in cdnsp_update_eps_configuration()
732 slot_ctx = cdnsp_get_slot_ctx(&pdev->in_ctx); in cdnsp_reset_device()
854 memset(pdev->in_ctx.bytes, 0, CDNSP_CTX_SIZE); in cdnsp_disable_slot()
914 slot_ctx = cdnsp_get_slot_ctx(&pdev->in_ctx); in cdnsp_setup_device()
915 ctrl_ctx = cdnsp_get_input_control_ctx(&pdev->in_ctx); in cdnsp_setup_device()
1018 ctrl_ctx = cdnsp_get_input_control_ctx(&pdev->in_ctx); in cdnsp_gadget_ep_enable()
[all …]
A Dcdnsp-trace.h414 __field(dma_addr_t, in_ctx)
420 __entry->in_ctx = pdev->in_ctx.dma;
426 __entry->pdev, __entry->gadget, &__entry->in_ctx,
A Dcdnsp-gadget.h740 struct cdnsp_container_ctx *in_ctx; member
834 struct cdnsp_ep_ctx *in_ctx; member
1459 struct cdnsp_container_ctx in_ctx; member
/drivers/usb/host/
A Dxhci.c1573 command->in_ctx = vdev->in_ctx; in xhci_check_ep0_maxpacket()
1920 in_ctx = xhci->devs[udev->slot_id]->in_ctx; in xhci_drop_endpoint()
1980 struct xhci_container_ctx *in_ctx; in xhci_add_endpoint() local
2011 in_ctx = virt_dev->in_ctx; in xhci_add_endpoint()
2792 struct xhci_container_ctx *in_ctx) in xhci_reserve_bandwidth() argument
2983 command->in_ctx->dma, in xhci_configure_endpoint()
2987 command->in_ctx->dma, in xhci_configure_endpoint()
3073 command->in_ctx = virt_dev->in_ctx; in xhci_check_bandwidth()
3187 cmd->in_ctx = ctx; in xhci_get_port_bandwidth()
3209 struct xhci_container_ctx *in_ctx, in xhci_setup_input_ctx_for_config_ep() argument
[all …]
A Dxhci-trace.h178 __field(unsigned long long, in_ctx)
185 __entry->in_ctx = (unsigned long long) vdev->in_ctx->dma;
191 __entry->vdev, __entry->slot_id, __entry->in_ctx,
207 __field(unsigned long long, in_ctx)
217 __entry->in_ctx = (unsigned long long) vdev->in_ctx->dma;
227 __entry->vdev, __entry->in_ctx, __entry->out_ctx,
A Dxhci-mem.c914 if (dev->in_ctx) in xhci_free_virt_device()
915 xhci_free_container_ctx(xhci, dev->in_ctx); in xhci_free_virt_device()
995 if (!dev->in_ctx) in xhci_alloc_virt_device()
1030 if (dev->in_ctx) in xhci_alloc_virt_device()
1031 xhci_free_container_ctx(xhci, dev->in_ctx); in xhci_alloc_virt_device()
1547 struct xhci_container_ctx *in_ctx, in xhci_update_bw_info() argument
1571 ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, i); in xhci_update_bw_info()
1605 struct xhci_container_ctx *in_ctx, in xhci_endpoint_copy() argument
1631 struct xhci_container_ctx *in_ctx, in xhci_slot_copy() argument
1773 if (!command->in_ctx) { in xhci_alloc_command_with_ctx()
[all …]
A Dxhci.h530 struct xhci_container_ctx *in_ctx; member
747 struct xhci_container_ctx *in_ctx; member
1807 struct xhci_container_ctx *in_ctx,
1811 struct xhci_container_ctx *in_ctx,
1815 struct xhci_container_ctx *in_ctx,
A Dxhci-mtk-sch.c923 ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, ep_index); in add_ep_quirk()
995 ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, ep_index); in xhci_mtk_check_bandwidth()
A Dxhci-ring.c1628 ctrl_ctx = xhci_get_input_control_ctx(virt_dev->in_ctx); in xhci_handle_cmd_config_ep()
/drivers/infiniband/hw/mlx5/
A Dqos.c33 void *in_ctx; in UVERBS_HANDLER() local
52 in_ctx = uverbs_attr_get_alloced_ptr(attrs, in UVERBS_HANDLER()
56 memcpy(rl_raw, in_ctx, inlen); in UVERBS_HANDLER()

Completed in 59 milliseconds