Home
last modified time | relevance | path

Searched refs:intel_uncore_rmw (Results 1 – 19 of 19) sorted by relevance

/drivers/gpu/drm/i915/
A Dintel_clock_gating.c315 intel_uncore_rmw(&i915->uncore, SOUTH_DSPCLK_GATE_D, in lpt_init_clock_gating()
319 intel_uncore_rmw(&i915->uncore, TRANS_CHICKEN1(PIPE_A), in lpt_init_clock_gating()
352 intel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, in dg2_init_clock_gating()
389 intel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6, in kbl_init_clock_gating()
394 intel_uncore_rmw(&i915->uncore, GEN6_UCGCTL1, in kbl_init_clock_gating()
409 intel_uncore_rmw(&i915->uncore, GEN7_MISCCPCTL, in skl_init_clock_gating()
437 intel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(pipe), in bdw_init_clock_gating()
443 intel_uncore_rmw(&i915->uncore, GEN7_FF_THREAD_MODE, in bdw_init_clock_gating()
456 intel_uncore_rmw(&i915->uncore, CHICKEN_PAR2_1, in bdw_init_clock_gating()
481 intel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(pipe), in hsw_init_clock_gating()
[all …]
A Dvlv_suspend.c265 intel_uncore_rmw(uncore, VLV_GTLC_WAKE_CTRL, ~VLV_GTLC_ALLOWWAKEREQ, in vlv_restore_gunit_s0ix_state()
268 intel_uncore_rmw(uncore, VLV_GTLC_SURVIVABILITY_REG, ~VLV_GFX_CLK_FORCE_ON_BIT, in vlv_restore_gunit_s0ix_state()
309 intel_uncore_rmw(uncore, VLV_GTLC_SURVIVABILITY_REG, VLV_GFX_CLK_FORCE_ON_BIT, in vlv_force_gfx_clock()
335 intel_uncore_rmw(uncore, VLV_GTLC_WAKE_CTRL, VLV_GTLC_ALLOWWAKEREQ, in vlv_allow_gt_wake()
A Di915_hwmon.c88 intel_uncore_rmw(uncore, reg, clear, set); in hwm_locked_with_pm_intel_uncore_rmw()
476 intel_uncore_rmw(ddat->uncore, hwmon->rg.pkg_rapl_limit, in hwm_power_max_write()
489 intel_uncore_rmw(ddat->uncore, hwmon->rg.pkg_rapl_limit, in hwm_power_max_write()
555 r = intel_uncore_rmw(hwmon->ddat.uncore, hwmon->rg.pkg_rapl_limit, in i915_hwmon_power_max_disable()
571 intel_uncore_rmw(hwmon->ddat.uncore, hwmon->rg.pkg_rapl_limit, in i915_hwmon_power_max_restore()
A Di915_perf.c1005 intel_uncore_rmw(uncore, oastatus_reg, in gen8_oa_read()
2396 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_enable_metric_set()
2398 intel_uncore_rmw(uncore, GEN6_UCGCTL1, in hsw_enable_metric_set()
2410 intel_uncore_rmw(uncore, GEN6_UCGCTL1, in hsw_disable_metric_set()
2412 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_disable_metric_set()
2415 intel_uncore_rmw(uncore, GDT_CHICKEN_BITS, GT_NOA_ENABLE, 0); in hsw_disable_metric_set()
2901 intel_uncore_rmw(uncore, GEN12_SQCNT1, 0, sqcnt1); in gen12_enable_metric_set()
2926 intel_uncore_rmw(uncore, GDT_CHICKEN_BITS, GT_NOA_ENABLE, 0); in gen8_disable_metric_set()
2937 intel_uncore_rmw(uncore, RPM_CONFIG1, GEN10_GT_NOA_ENABLE, 0); in gen11_disable_metric_set()
2961 intel_uncore_rmw(uncore, RPM_CONFIG1, GEN10_GT_NOA_ENABLE, 0); in gen12_disable_metric_set()
[all …]
A Di915_irq.c176 misccpctl = intel_uncore_rmw(&dev_priv->uncore, GEN7_MISCCPCTL, in ivb_parity_work()
273 ier = intel_uncore_rmw(&dev_priv->uncore, VLV_IER, ~0, 0); in valleyview_irq_handler()
366 ier = intel_uncore_rmw(&dev_priv->uncore, VLV_IER, ~0, 0); in cherryview_irq_handler()
A Dintel_uncore.h436 static inline u32 intel_uncore_rmw(struct intel_uncore *uncore, in intel_uncore_rmw() function
/drivers/gpu/drm/i915/gt/
A Dgen6_ppgtt.c36 intel_uncore_rmw(uncore, GAC_ECO_BITS, 0, ECOBITS_PPGTT_CACHE64B); in gen7_ppgtt_enable()
52 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
57 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
62 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
A Dintel_gt.c183 intel_uncore_rmw(uncore, HSW_IDICR, 0, IDIHASHMSK(0xf)); in intel_gt_init_hw()
266 intel_uncore_rmw(uncore, EMR, 0, eir); in intel_gt_clear_error_registers()
276 intel_uncore_rmw(uncore, XELPMP_RING_FAULT_REG, in intel_gt_clear_error_registers()
287 intel_uncore_rmw(uncore, GEN12_RING_FAULT_REG, RING_FAULT_VALID, 0); in intel_gt_clear_error_registers()
290 intel_uncore_rmw(uncore, GEN8_RING_FAULT_REG, RING_FAULT_VALID, 0); in intel_gt_clear_error_registers()
A Dintel_ggtt_fencing.c908 intel_uncore_rmw(uncore, DISP_ARB_CTL, 0, DISP_TILE_SURFACE_SWIZZLING); in intel_gt_init_swizzling()
913 intel_uncore_rmw(uncore, TILECTL, 0, TILECTL_SWZCTL); in intel_gt_init_swizzling()
A Dintel_reset.c742 intel_uncore_rmw(gt->uncore, in wa_14015076503_start()
747 intel_uncore_rmw(gt->uncore, in wa_14015076503_start()
762 intel_uncore_rmw(gt->uncore, in wa_14015076503_end()
A Dintel_gtt.c475 intel_uncore_rmw(uncore, in gtt_write_workarounds()
A Dintel_gt_irq.c340 intel_uncore_rmw(uncore, MTL_GUC_MGUC_INTR_MASK, mask, 0); in gen11_gt_irq_postinstall()
A Dintel_gt_pm_debugfs.c570 intel_uncore_rmw(gt->uncore, intel_gt_perf_limit_reasons_reg(gt), in perf_limit_reasons_clear()
A Dintel_rps.c634 intel_uncore_rmw(uncore, MEMINTREN, MEMINT_EVAL_CHG_EN, 0); in gen5_rps_disable()
/drivers/gpu/drm/i915/gt/uc/
A Dintel_gsc_proxy.c282 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in intel_gsc_proxy_request_handler()
318 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_bind()
344 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_unbind()
A Dintel_guc_fw.c43 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, 0, in guc_prepare_xfer()
A Dintel_guc_slpc.c647 intel_uncore_rmw(gt->uncore, in intel_guc_pm_intrmsk_enable()
/drivers/gpu/drm/xe/compat-i915-headers/
A Dintel_uncore.h86 static inline u32 intel_uncore_rmw(struct intel_uncore *uncore, in intel_uncore_rmw() function
/drivers/gpu/drm/i915/display/
A Dintel_de.h90 return intel_uncore_rmw(__to_uncore(display), reg, clear, set); in __intel_de_rmw_nowl()

Completed in 59 milliseconds