Home
last modified time | relevance | path

Searched refs:interrupt_cntl (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dnbio_v7_0.c224 u32 interrupt_cntl; in nbio_v7_0_ih_control() local
228 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v7_0_ih_control()
232 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in nbio_v7_0_ih_control()
234 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in nbio_v7_0_ih_control()
235 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v7_0_ih_control()
A Diceland_ih.c110 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in iceland_ih_irq_init() local
117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in iceland_ih_irq_init()
121 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in iceland_ih_irq_init()
123 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in iceland_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in iceland_ih_irq_init()
A Dnbio_v7_7.c170 u32 interrupt_cntl; in nbio_v7_7_ih_control() local
176 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX1_INTERRUPT_CNTL); in nbio_v7_7_ih_control()
181 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX1_INTERRUPT_CNTL, in nbio_v7_7_ih_control()
185 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX1_INTERRUPT_CNTL, in nbio_v7_7_ih_control()
188 WREG32_SOC15(NBIO, 0, regBIF_BX1_INTERRUPT_CNTL, interrupt_cntl); in nbio_v7_7_ih_control()
A Dnbio_v7_11.c198 u32 interrupt_cntl; in nbio_v7_11_ih_control() local
204 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX1_INTERRUPT_CNTL); in nbio_v7_11_ih_control()
209 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX1_INTERRUPT_CNTL, in nbio_v7_11_ih_control()
213 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX1_INTERRUPT_CNTL, in nbio_v7_11_ih_control()
216 WREG32_SOC15(NBIO, 0, regBIF_BX1_INTERRUPT_CNTL, interrupt_cntl); in nbio_v7_11_ih_control()
A Dcz_ih.c109 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in cz_ih_irq_init() local
117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in cz_ih_irq_init()
121 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in cz_ih_irq_init()
123 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in cz_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in cz_ih_irq_init()
A Dnbio_v7_2.c212 u32 interrupt_cntl; in nbio_v7_2_ih_control() local
218 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL); in nbio_v7_2_ih_control()
223 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbio_v7_2_ih_control()
227 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbio_v7_2_ih_control()
230 WREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL, interrupt_cntl); in nbio_v7_2_ih_control()
A Dtonga_ih.c104 u32 interrupt_cntl, ih_rb_cntl, ih_doorbell_rtpr; in tonga_ih_irq_init() local
113 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in tonga_ih_irq_init()
117 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in tonga_ih_irq_init()
119 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in tonga_ih_irq_init()
120 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in tonga_ih_irq_init()
A Dnbio_v6_1.c149 u32 interrupt_cntl; in nbio_v6_1_ih_control() local
153 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v6_1_ih_control()
157 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in nbio_v6_1_ih_control()
159 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in nbio_v6_1_ih_control()
160 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v6_1_ih_control()
A Dcik_ih.c110 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in cik_ih_irq_init() local
117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in cik_ih_irq_init()
121 interrupt_cntl &= ~INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK; in cik_ih_irq_init()
123 interrupt_cntl &= ~INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK; in cik_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in cik_ih_irq_init()
A Dsi_ih.c67 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in si_ih_irq_init() local
72 interrupt_cntl = RREG32(INTERRUPT_CNTL); in si_ih_irq_init()
73 interrupt_cntl &= ~IH_DUMMY_RD_OVERRIDE; in si_ih_irq_init()
74 interrupt_cntl &= ~IH_REQ_NONSNOOP_EN; in si_ih_irq_init()
75 WREG32(INTERRUPT_CNTL, interrupt_cntl); in si_ih_irq_init()
A Dnbif_v6_3_1.c222 u32 interrupt_cntl; in nbif_v6_3_1_ih_control() local
227 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL); in nbif_v6_3_1_ih_control()
232 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbif_v6_3_1_ih_control()
236 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbif_v6_3_1_ih_control()
239 WREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL, interrupt_cntl); in nbif_v6_3_1_ih_control()
A Dnbio_v2_3.c208 u32 interrupt_cntl; in nbio_v2_3_ih_control() local
213 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v2_3_ih_control()
218 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, in nbio_v2_3_ih_control()
222 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, in nbio_v2_3_ih_control()
225 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v2_3_ih_control()
A Dnbio_v7_9.c324 u32 interrupt_cntl; in nbio_v7_9_ih_control() local
328 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL); in nbio_v7_9_ih_control()
332 interrupt_cntl = in nbio_v7_9_ih_control()
333 REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in nbio_v7_9_ih_control()
335 interrupt_cntl = in nbio_v7_9_ih_control()
336 REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in nbio_v7_9_ih_control()
337 WREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL, interrupt_cntl); in nbio_v7_9_ih_control()
A Dnbio_v4_3.c218 u32 interrupt_cntl; in nbio_v4_3_ih_control() local
223 interrupt_cntl = RREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL); in nbio_v4_3_ih_control()
228 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbio_v4_3_ih_control()
232 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, BIF_BX0_INTERRUPT_CNTL, in nbio_v4_3_ih_control()
235 WREG32_SOC15(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL, interrupt_cntl); in nbio_v4_3_ih_control()
A Dnbio_v7_4.c292 u32 interrupt_cntl; in nbio_v7_4_ih_control() local
296 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v7_4_ih_control()
300 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0); in nbio_v7_4_ih_control()
302 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0); in nbio_v7_4_ih_control()
303 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v7_4_ih_control()
/drivers/gpu/drm/radeon/
A Dr600.c3675 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in r600_irq_init() local
3698 interrupt_cntl = RREG32(INTERRUPT_CNTL); in r600_irq_init()
3702 interrupt_cntl &= ~IH_DUMMY_RD_OVERRIDE; in r600_irq_init()
3704 interrupt_cntl &= ~IH_REQ_NONSNOOP_EN; in r600_irq_init()
3705 WREG32(INTERRUPT_CNTL, interrupt_cntl); in r600_irq_init()
A Dsi.c5962 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in si_irq_init() local
5982 interrupt_cntl = RREG32(INTERRUPT_CNTL); in si_irq_init()
5986 interrupt_cntl &= ~IH_DUMMY_RD_OVERRIDE; in si_irq_init()
5988 interrupt_cntl &= ~IH_REQ_NONSNOOP_EN; in si_irq_init()
5989 WREG32(INTERRUPT_CNTL, interrupt_cntl); in si_irq_init()
A Dcik.c6939 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in cik_irq_init() local
6959 interrupt_cntl = RREG32(INTERRUPT_CNTL); in cik_irq_init()
6963 interrupt_cntl &= ~IH_DUMMY_RD_OVERRIDE; in cik_irq_init()
6965 interrupt_cntl &= ~IH_REQ_NONSNOOP_EN; in cik_irq_init()
6966 WREG32(INTERRUPT_CNTL, interrupt_cntl); in cik_irq_init()

Completed in 59 milliseconds