Home
last modified time | relevance | path

Searched refs:intr_status (Results 1 – 25 of 66) sorted by relevance

123

/drivers/net/ethernet/stmicro/stmmac/
A Ddwmac_lib.c173 show_tx_process_state(intr_status); in dwmac_dma_interrupt()
174 show_rx_process_state(intr_status); in dwmac_dma_interrupt()
178 intr_status &= DMA_STATUS_MSK_RX; in dwmac_dma_interrupt()
180 intr_status &= DMA_STATUS_MSK_TX; in dwmac_dma_interrupt()
188 if (unlikely(intr_status & DMA_STATUS_TJT)) in dwmac_dma_interrupt()
191 if (unlikely(intr_status & DMA_STATUS_OVF)) in dwmac_dma_interrupt()
194 if (unlikely(intr_status & DMA_STATUS_RU)) in dwmac_dma_interrupt()
212 if (likely(intr_status & DMA_STATUS_NIS)) { in dwmac_dma_interrupt()
213 if (likely(intr_status & DMA_STATUS_RI)) { in dwmac_dma_interrupt()
223 if (likely(intr_status & DMA_STATUS_TI)) { in dwmac_dma_interrupt()
[all …]
A Ddwmac4_lib.c178 intr_status &= DMA_CHAN_STATUS_MSK_RX; in dwmac4_dma_interrupt()
180 intr_status &= DMA_CHAN_STATUS_MSK_TX; in dwmac4_dma_interrupt()
184 if (unlikely(intr_status & DMA_CHAN_STATUS_RBU)) in dwmac4_dma_interrupt()
186 if (unlikely(intr_status & DMA_CHAN_STATUS_RPS)) in dwmac4_dma_interrupt()
188 if (unlikely(intr_status & DMA_CHAN_STATUS_ETI)) in dwmac4_dma_interrupt()
200 if (unlikely(intr_status & DMA_CHAN_STATUS_RWT)) in dwmac4_dma_interrupt()
204 if (likely(intr_status & DMA_CHAN_STATUS_RI)) { in dwmac4_dma_interrupt()
210 if (likely(intr_status & DMA_CHAN_STATUS_TI)) { in dwmac4_dma_interrupt()
217 if (unlikely(intr_status & DMA_CHAN_STATUS_TBU)) in dwmac4_dma_interrupt()
219 if (unlikely(intr_status & DMA_CHAN_STATUS_ERI)) in dwmac4_dma_interrupt()
[all …]
A Ddwmac-loongson.c247 u32 intr_status; in loongson_dwmac_dma_interrupt() local
254 intr_status &= DMA_STATUS_MSK_RX_LOONGSON; in loongson_dwmac_dma_interrupt()
256 intr_status &= DMA_STATUS_MSK_TX_LOONGSON; in loongson_dwmac_dma_interrupt()
271 if (unlikely(intr_status & DMA_STATUS_TJT)) in loongson_dwmac_dma_interrupt()
273 if (unlikely(intr_status & DMA_STATUS_OVF)) in loongson_dwmac_dma_interrupt()
275 if (unlikely(intr_status & DMA_STATUS_RU)) in loongson_dwmac_dma_interrupt()
277 if (unlikely(intr_status & DMA_STATUS_RPS)) in loongson_dwmac_dma_interrupt()
279 if (unlikely(intr_status & DMA_STATUS_RWT)) in loongson_dwmac_dma_interrupt()
294 if (likely(intr_status & DMA_STATUS_RI)) { in loongson_dwmac_dma_interrupt()
304 if (likely(intr_status & DMA_STATUS_TI)) { in loongson_dwmac_dma_interrupt()
[all …]
A Dstmmac_pcs.h59 unsigned int intr_status, in dwmac_pcs_isr() argument
64 if (intr_status & PCS_ANE_IRQ) { in dwmac_pcs_isr()
70 if (intr_status & PCS_LINK_IRQ) { in dwmac_pcs_isr()
A Ddwmac1000_core.c303 u32 intr_status = readl(ioaddr + GMAC_INT_STATUS); in dwmac1000_irq_status() local
308 intr_status &= ~intr_mask; in dwmac1000_irq_status()
311 if ((intr_status & GMAC_INT_STATUS_MMCTIS)) in dwmac1000_irq_status()
313 if (unlikely(intr_status & GMAC_INT_STATUS_MMCRIS)) in dwmac1000_irq_status()
315 if (unlikely(intr_status & GMAC_INT_STATUS_MMCCSUM)) in dwmac1000_irq_status()
317 if (unlikely(intr_status & GMAC_INT_DISABLE_PMT)) { in dwmac1000_irq_status()
324 if (intr_status & GMAC_INT_STATUS_LPIIS) { in dwmac1000_irq_status()
338 dwmac_pcs_isr(ioaddr, GMAC_PCS_BASE, intr_status, x); in dwmac1000_irq_status()
340 if (intr_status & PCS_RGSMIIIS_IRQ) in dwmac1000_irq_status()
A Ddwxgmac2_dma.c341 u32 intr_status = readl(ioaddr + XGMAC_DMA_CH_STATUS(chan)); in dwxgmac2_dma_interrupt() local
346 intr_status &= XGMAC_DMA_STATUS_MSK_RX; in dwxgmac2_dma_interrupt()
348 intr_status &= XGMAC_DMA_STATUS_MSK_TX; in dwxgmac2_dma_interrupt()
351 if (unlikely(intr_status & XGMAC_AIS)) { in dwxgmac2_dma_interrupt()
352 if (unlikely(intr_status & XGMAC_RBU)) { in dwxgmac2_dma_interrupt()
356 if (unlikely(intr_status & XGMAC_TPS)) { in dwxgmac2_dma_interrupt()
360 if (unlikely(intr_status & XGMAC_FBE)) { in dwxgmac2_dma_interrupt()
367 if (likely(intr_status & XGMAC_RI)) { in dwxgmac2_dma_interrupt()
373 if (likely(intr_status & (XGMAC_TI | XGMAC_TBU))) { in dwxgmac2_dma_interrupt()
381 writel(intr_en & intr_status, ioaddr + XGMAC_DMA_CH_STATUS(chan)); in dwxgmac2_dma_interrupt()
/drivers/fpga/
A Dzynq-fpga.c215 u32 intr_status; in zynq_fpga_isr() local
222 intr_status = zynq_fpga_read(priv, INT_STS_OFFSET); in zynq_fpga_isr()
223 if (!(intr_status & IXR_ERROR_FLAGS_MASK) && in zynq_fpga_isr()
389 u32 intr_status; in zynq_fpga_ops_write() local
438 intr_status = zynq_fpga_read(priv, INT_STS_OFFSET); in zynq_fpga_ops_write()
447 if (intr_status & IXR_ERROR_FLAGS_MASK) { in zynq_fpga_ops_write()
470 intr_status, in zynq_fpga_ops_write()
490 u32 intr_status; in zynq_fpga_ops_write_complete() local
497 intr_status & IXR_PCFG_DONE_MASK, in zynq_fpga_ops_write_complete()
527 u32 intr_status; in zynq_fpga_ops_state() local
[all …]
/drivers/mmc/host/
A Dmvsdio.c348 u32 intr_status, intr_done_mask; in mvsd_irq() local
351 intr_status = mvsd_read(MVSD_NOR_INTR_STATUS); in mvsd_irq()
353 intr_status, mvsd_read(MVSD_NOR_INTR_EN), in mvsd_irq()
374 (intr_status & host->intr_en & in mvsd_irq()
415 s, intr_status, mvsd_read(MVSD_HW_STATE)); in mvsd_irq()
420 (intr_status & host->intr_en & in mvsd_irq()
452 s, intr_status, mvsd_read(MVSD_HW_STATE)); in mvsd_irq()
476 if (intr_status & MVSD_NOR_UNEXP_RSP) { in mvsd_irq()
478 } else if (intr_status & MVSD_NOR_ERROR) { in mvsd_irq()
497 if (intr_status & MVSD_NOR_CARD_INT) { in mvsd_irq()
[all …]
/drivers/net/wwan/t7xx/
A Dt7xx_dpmaif.c225 unsigned int intr_status, in t7xx_dpmaif_hw_check_tx_intr() argument
264 unsigned int intr_status, in t7xx_dpmaif_hw_check_rx_intr() argument
268 if (intr_status & DP_DL_INT_SKB_LEN_ERR) in t7xx_dpmaif_hw_check_rx_intr()
291 if (intr_status & DP_DL_INT_MTU_ERR_MSK) in t7xx_dpmaif_hw_check_rx_intr()
306 if (intr_status & DP_DL_INT_Q0_DONE) { in t7xx_dpmaif_hw_check_rx_intr()
313 intr_status &= ~DP_DL_INT_Q0_DONE; in t7xx_dpmaif_hw_check_rx_intr()
321 if (intr_status & DP_DL_INT_Q1_DONE) { in t7xx_dpmaif_hw_check_rx_intr()
325 intr_status &= ~DP_DL_INT_Q1_DONE; in t7xx_dpmaif_hw_check_rx_intr()
329 intr_status |= DP_DL_INT_BATCNT_LEN_ERR; in t7xx_dpmaif_hw_check_rx_intr()
1271 u32 intr_status; in t7xx_dpmaif_ul_clr_done() local
[all …]
A Dt7xx_hif_dpmaif.c83 struct dpmaif_hw_intr_st_para intr_status; in t7xx_dpmaif_irq_cb() local
88 memset(&intr_status, 0, sizeof(intr_status)); in t7xx_dpmaif_irq_cb()
91 if (t7xx_dpmaif_hw_get_intr_cnt(hw_info, &intr_status, isr_para->dlq_id) < 0) { in t7xx_dpmaif_irq_cb()
98 for (i = 0; i < intr_status.intr_cnt; i++) { in t7xx_dpmaif_irq_cb()
99 switch (intr_status.intr_types[i]) { in t7xx_dpmaif_irq_cb()
101 t7xx_dpmaif_irq_tx_done(dpmaif_ctrl, intr_status.intr_queues[i]); in t7xx_dpmaif_irq_cb()
133 t7xx_dpmaif_irq_rx_done(dpmaif_ctrl, intr_status.intr_queues[i]); in t7xx_dpmaif_irq_cb()
138 intr_status.intr_types[i]); in t7xx_dpmaif_irq_cb()
/drivers/net/ethernet/marvell/octeontx2/af/cn20k/
A Dmbox_init.c26 intr = rvupf_read64(rvu, rvu_irq_data->intr_status); in cn20k_afvf_mbox_intr_handler()
27 rvupf_write64(rvu, rvu_irq_data->intr_status, intr); in cn20k_afvf_mbox_intr_handler()
55 irq_data[vec].intr_status = in cn20k_register_afvf_mbox_intr()
61 irq_data[vec].intr_status = in cn20k_register_afvf_mbox_intr()
67 irq_data[vec].intr_status = in cn20k_register_afvf_mbox_intr()
73 irq_data[vec].intr_status = RVU_MBOX_PF_VFPF1_INTX(1); in cn20k_register_afvf_mbox_intr()
109 intr = rvu_read64(rvu, BLKADDR_RVUM, rvu_irq_data->intr_status); in cn20k_mbox_pf_common_intr_handler()
187 irq_data[vec].intr_status = in cn20k_register_afpf_mbox_intr()
193 irq_data[vec].intr_status = in cn20k_register_afpf_mbox_intr()
199 irq_data[vec].intr_status = in cn20k_register_afpf_mbox_intr()
[all …]
/drivers/scsi/qla4xxx/
A Dql4_isr.c1025 uint32_t intr_status) in qla4_83xx_interrupt_service_routine() argument
1028 if (intr_status) { in qla4_83xx_interrupt_service_routine()
1050 uint32_t intr_status) in qla4_82xx_interrupt_service_routine() argument
1076 uint32_t intr_status) in qla4xxx_interrupt_service_routine() argument
1124 uint32_t intr_status; in qla4xxx_intr_handler() local
1152 if ((intr_status & in qla4xxx_intr_handler()
1220 uint32_t intr_status; in qla4_82xx_intr_handler() local
1255 if ((intr_status & in qla4_82xx_intr_handler()
1395 uint32_t intr_status; in qla4_8xxx_default_intr_handler() local
1410 if ((intr_status & in qla4_8xxx_default_intr_handler()
[all …]
/drivers/media/platform/qcom/iris/
A Diris_vpu_common.c148 u32 intr_status, mask; in iris_vpu_clear_interrupt() local
150 intr_status = readl(core->reg_base + WRAPPER_INTR_STATUS); in iris_vpu_clear_interrupt()
155 if (intr_status & mask) in iris_vpu_clear_interrupt()
156 core->intr_status |= intr_status; in iris_vpu_clear_interrupt()
161 int iris_vpu_watchdog(struct iris_core *core, u32 intr_status) in iris_vpu_watchdog() argument
163 if (intr_status & WRAPPER_INTR_STATUS_A2HWD_BMSK) { in iris_vpu_watchdog()
270 if (!iris_vpu_watchdog(core, core->intr_status)) in iris_vpu_power_off()
356 core->intr_status = 0; in iris_vpu_power_on()
/drivers/input/serio/
A Dsun4i-ps2.c98 u32 intr_status; in sun4i_ps2_interrupt() local
107 intr_status = readl(drvdata->reg_base + PS2_REG_LSTS); in sun4i_ps2_interrupt()
111 if (intr_status & PS2_LINE_ERROR_BIT) { in sun4i_ps2_interrupt()
112 rxflags = (intr_status & PS2_LINE_ERROR_BIT) ? SERIO_FRAME : 0; in sun4i_ps2_interrupt()
113 rxflags |= (intr_status & PS2_LSTS_PARERR) ? SERIO_PARITY : 0; in sun4i_ps2_interrupt()
114 rxflags |= (intr_status & PS2_LSTS_PARERR) ? SERIO_TIMEOUT : 0; in sun4i_ps2_interrupt()
134 writel(intr_status, drvdata->reg_base + PS2_REG_LSTS); in sun4i_ps2_interrupt()
/drivers/iio/adc/
A Dbcm_iproc_adc.c138 u32 intr_status; in iproc_adc_interrupt_thread() local
148 regmap_read(adc_priv->regmap, IPROC_INTERRUPT_STATUS, &intr_status); in iproc_adc_interrupt_thread()
150 intr_status = intr_status & intr_mask; in iproc_adc_interrupt_thread()
151 channel_intr_status = (intr_status & IPROC_ADC_INTR_MASK) >> in iproc_adc_interrupt_thread()
165 u32 intr_status; in iproc_adc_interrupt_handler() local
172 regmap_read(adc_priv->regmap, IPROC_INTERRUPT_STATUS, &intr_status); in iproc_adc_interrupt_handler()
174 intr_status); in iproc_adc_interrupt_handler()
176 intr_channels = (intr_status & IPROC_ADC_INTR_MASK) >> IPROC_ADC_INTR; in iproc_adc_interrupt_handler()
/drivers/net/ethernet/marvell/octeontx2/nic/
A Dcn20k.c169 intr = otx2_read64(pf, irq_data->intr_status); in cn20k_pfvf_mbox_intr_handler()
170 otx2_write64(pf, irq_data->intr_status, intr); in cn20k_pfvf_mbox_intr_handler()
199 irq_data[vec].intr_status = in cn20k_register_pfvf_mbox_intr()
205 irq_data[vec].intr_status = in cn20k_register_pfvf_mbox_intr()
211 irq_data[vec].intr_status = in cn20k_register_pfvf_mbox_intr()
217 irq_data[vec].intr_status = in cn20k_register_pfvf_mbox_intr()
/drivers/net/ethernet/silan/
A Dsc92031.c289 u32 intr_status; member
624 priv->intr_status = 0; in _sc92031_reset()
838 u32 intr_status, intr_mask; in sc92031_tasklet() local
840 intr_status = priv->intr_status; in sc92031_tasklet()
847 if (intr_status & TxOK) in sc92031_tasklet()
850 if (intr_status & RxOK) in sc92031_tasklet()
856 if (intr_status & TimeOut) { in sc92031_tasklet()
878 u32 intr_status, intr_mask; in sc92031_interrupt() local
888 intr_status &= IntrBits; in sc92031_interrupt()
889 if (!intr_status) in sc92031_interrupt()
[all …]
/drivers/scsi/bfa/
A Dbfa_hw_cb.c23 bfa_regs->intr_status = (kva + HOSTFN0_INT_STATUS); in bfa_hwcb_reginit()
26 bfa_regs->intr_status = (kva + HOSTFN1_INT_STATUS); in bfa_hwcb_reginit()
35 bfa->iocfc.bfa_regs.intr_status); in bfa_hwcb_reqq_ack_msix()
49 bfa->iocfc.bfa_regs.intr_status); in bfa_hwcb_rspq_ack_msix()
A Dbfa_hw_ct.c33 bfa_regs->intr_status = (kva + HOSTFN0_INT_STATUS); in bfa_hwct_reginit()
36 bfa_regs->intr_status = (kva + HOSTFN1_INT_STATUS); in bfa_hwct_reginit()
47 bfa_regs->intr_status = (kva + CT2_HOSTFN_INT_STATUS); in bfa_hwct2_reginit()
/drivers/input/touchscreen/
A Dbcm_iproc_tsc.c191 u32 intr_status; in iproc_touchscreen_interrupt() local
198 regmap_read(priv->regmap, INTERRUPT_STATUS, &intr_status); in iproc_touchscreen_interrupt()
199 intr_status &= TS_PEN_INTR_MASK | TS_FIFO_INTR_MASK; in iproc_touchscreen_interrupt()
200 if (intr_status == 0) in iproc_touchscreen_interrupt()
204 regmap_write(priv->regmap, INTERRUPT_STATUS, intr_status); in iproc_touchscreen_interrupt()
206 if (intr_status & TS_PEN_INTR_MASK) { in iproc_touchscreen_interrupt()
221 if (intr_status & TS_FIFO_INTR_MASK) { in iproc_touchscreen_interrupt()
/drivers/net/ethernet/adaptec/
A Dstarfire.c1308 dev->name, intr_status); in intr_handler()
1310 if (intr_status == 0 || intr_status == (u32) -1) in intr_handler()
1389 if (intr_status & IntrStatsMax) in intr_handler()
1393 if (intr_status & IntrLinkChange) in intr_handler()
1397 if (intr_status & IntrAbnormalSummary) in intr_handler()
1398 netdev_error(dev, intr_status); in intr_handler()
1404 dev->name, intr_status); in intr_handler()
1548 u32 intr_status; in netdev_poll() local
1688 if (intr_status & IntrTxDataLow) { in netdev_error()
1696 if (intr_status & IntrRxGFPDead) { in netdev_error()
[all …]
/drivers/spi/
A Dspi-cadence.c363 u32 intr_status; in cdns_spi_irq() local
366 intr_status = cdns_spi_read(xspi, CDNS_SPI_ISR); in cdns_spi_irq()
367 cdns_spi_write(xspi, CDNS_SPI_ISR, intr_status); in cdns_spi_irq()
369 if (intr_status & CDNS_SPI_IXR_MODF) { in cdns_spi_irq()
377 } else if (intr_status & CDNS_SPI_IXR_TXOW) { in cdns_spi_irq()
542 u32 intr_status; in cdns_target_abort() local
544 intr_status = cdns_spi_read(xspi, CDNS_SPI_ISR); in cdns_target_abort()
545 cdns_spi_write(xspi, CDNS_SPI_ISR, intr_status); in cdns_target_abort()
/drivers/extcon/
A Dextcon-lc824206xa.c344 int intr_status; in lc824206xa_irq() local
346 intr_status = lc824206xa_read_reg(data, REG_INTR_STATUS); in lc824206xa_irq()
347 if (intr_status < 0) in lc824206xa_irq()
348 intr_status = INTR_ALL; /* Should never happen, clear all */ in lc824206xa_irq()
350 dev_dbg(&data->client->dev, "interrupt 0x%02x\n", intr_status); in lc824206xa_irq()
352 lc824206xa_write_reg(data, REG_INTR_CLEAR, intr_status); in lc824206xa_irq()
/drivers/net/ethernet/dec/tulip/
A Dwinbond-840.c1107 u32 intr_status = ioread32(ioaddr + IntrStatus); in intr_handler() local
1115 if ((intr_status & (NormalIntr|AbnormalIntr)) == 0) in intr_handler()
1120 if (intr_status & (RxIntr | RxNoBuf)) in intr_handler()
1122 if (intr_status & RxNoBuf) in intr_handler()
1125 if (intr_status & (TxNoBuf | TxIntr) && in intr_handler()
1135 netdev_error(dev, intr_status); in intr_handler()
1140 intr_status); in intr_handler()
1280 if (intr_status == 0xffffffff) in netdev_error()
1283 if (intr_status & TxFIFOUnderflow) { in netdev_error()
1302 if (intr_status & RxDied) { /* Missed a Rx frame. */ in netdev_error()
[all …]
/drivers/net/ethernet/renesas/
A Dsh_eth.c1772 if (intr_status & EESR_TWB) { in sh_eth_error()
1780 if (intr_status & EESR_RABT) { in sh_eth_error()
1782 if (intr_status & EESR_RFRMER) { in sh_eth_error()
1788 if (intr_status & EESR_TDE) { in sh_eth_error()
1794 if (intr_status & EESR_TFE) { in sh_eth_error()
1800 if (intr_status & EESR_RDE) { in sh_eth_error()
1805 if (intr_status & EESR_RFE) { in sh_eth_error()
1819 if (intr_status & mask) { in sh_eth_error()
1846 u32 intr_status, intr_enable; in sh_eth_interrupt() local
1894 if (intr_status & EESR_ECI) in sh_eth_interrupt()
[all …]

Completed in 820 milliseconds

123