| /drivers/gpu/drm/msm/disp/dpu1/catalog/ |
| A D | dpu_8_0_sc8280xp.h | 300 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 308 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 317 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 326 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), 334 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), 342 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23), 350 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 17), 358 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 19), 366 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13),
|
| A D | dpu_9_2_x1e80100.h | 316 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 324 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 333 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 342 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), 350 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), 358 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23), 366 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 17), 374 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 19), 382 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13),
|
| A D | dpu_8_4_sa8775p.h | 328 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 336 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 345 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 354 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), 362 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), 370 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 16), 378 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 19), 386 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13),
|
| A D | dpu_5_1_sc8180x.h | 303 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 311 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 320 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 331 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), 339 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), 347 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23),
|
| A D | dpu_1_7_msm8996.h | 236 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 244 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 252 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 259 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_3_0_msm8998.h | 226 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 234 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 242 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 249 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_5_2_sm7150.h | 210 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 218 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 227 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 236 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_1_16_msm8953.h | 129 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 137 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 145 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29),
|
| A D | dpu_4_0_sdm845.h | 240 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 248 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 256 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 264 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_5_0_sm8150.h | 297 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 305 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 314 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 323 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_6_0_sm8250.h | 281 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 289 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 298 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 307 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_7_0_sm8350.h | 307 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 315 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 324 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 333 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_9_0_sm8550.h | 315 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 323 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 332 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 341 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_9_1_sar2130p.h | 315 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 323 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 332 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 341 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_5_3_sm6150.h | 175 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 183 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 192 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_7_2_sc7280.h | 181 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 189 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 198 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23),
|
| A D | dpu_10_0_sm8650.h | 358 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 366 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 375 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 384 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_8_1_sm8450.h | 320 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 328 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 337 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 346 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_3_2_sdm660.h | 197 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 205 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 213 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29),
|
| A D | dpu_12_0_sm8750.h | 400 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 408 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 417 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), 426 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),
|
| A D | dpu_1_14_msm8937.h | 130 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), 138 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29),
|
| A D | dpu_5_4_sm6125.h | 154 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 162 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),
|
| A D | dpu_6_2_sc7180.h | 134 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 142 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),
|
| A D | dpu_3_3_sdm630.h | 145 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 153 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),
|
| A D | dpu_6_4_sm6350.h | 164 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), 172 .intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),
|