Home
last modified time | relevance | path

Searched refs:level1 (Results 1 – 6 of 6) sorted by relevance

/drivers/usb/mtu3/
A Dmtu3_core.c794 u32 level1; in mtu3_irq() local
799 level1 = mtu3_readl(mtu->mac_base, U3D_LV1ISR); in mtu3_irq()
800 level1 &= mtu3_readl(mtu->mac_base, U3D_LV1IER); in mtu3_irq()
802 if (level1 & EP_CTRL_INTR) in mtu3_irq()
805 if (level1 & MAC2_INTR) in mtu3_irq()
808 if (level1 & MAC3_INTR) in mtu3_irq()
811 if (level1 & BMU_INTR) in mtu3_irq()
814 if (level1 & QMU_INTR) in mtu3_irq()
/drivers/infiniband/hw/irdma/
A Dpble.h50 struct irdma_pble_info level1; member
A Dpble.c406 struct irdma_pble_info *lvl1 = &palloc->level1; in get_lvl1_pble()
507 &palloc->level1.chunkinfo); in irdma_free_pble()
A Dverbs.c2392 arr = palloc->level1.addr; in irdma_check_mr_contiguous()
2436 pinfo = (level == PBLE_LEVEL_1) ? &palloc->level1 : in irdma_setup_pbles()
2478 arr = palloc->level1.addr; in irdma_handle_q_mem()
2496 hmc_p->idx = palloc->level1.idx; in irdma_handle_q_mem()
2498 hmc_p->idx = palloc->level1.idx + req->sq_pages; in irdma_handle_q_mem()
2516 hmc_p->idx = palloc->level1.idx; in irdma_handle_q_mem()
2755 pbl = palloc->level1.addr; in irdma_set_page()
2820 stag_info->first_pm_pbl_index = palloc->level1.idx; in irdma_hwreg_mr()
3566 stag_info.reg_addr_pa = *palloc->level1.addr; in irdma_post_send()
3567 stag_info.first_pm_pbl_index = palloc->level1.idx; in irdma_post_send()
A Dhw.c612 dma_addr_t *pg_arr = (dma_addr_t *)aeq->palloc.level1.addr; in irdma_destroy_virt_aeq()
1359 pg_arr = (dma_addr_t *)aeq->palloc.level1.addr; in irdma_create_virt_aeq()
1407 info.first_pm_pbl_idx = aeq->palloc.level1.idx; in irdma_create_aeq()
/drivers/gpu/drm/i915/display/
A Di9xx_wm.c3240 int level, level1 = 0, level2 = 0; in ilk_find_best_result() local
3244 level1 = level; in ilk_find_best_result()
3249 if (level1 == level2) { in ilk_find_best_result()
3254 } else if (level1 > level2) { in ilk_find_best_result()

Completed in 1098 milliseconds