Home
last modified time | relevance | path

Searched refs:llq (Results 1 – 7 of 7) sorted by relevance

/drivers/iommu/arm/arm-smmu-v3/
A Darm-smmu-v3.c179 struct arm_smmu_ll_queue *llq = &q->llq; in queue_sync_cons_ovf() local
184 llq->cons = Q_OVF(llq->prod) | Q_WRP(llq, llq->cons) | in queue_sync_cons_ovf()
185 Q_IDX(llq, llq->cons); in queue_sync_cons_ovf()
593 swidx = BIT_WORD(Q_IDX(&llq, llq.prod)); in __arm_smmu_cmdq_poll_set_valid_map()
652 llq->val = READ_ONCE(cmdq->q.llq.val); in arm_smmu_cmdq_poll_until_not_full()
658 llq->val = READ_ONCE(cmdq->q.llq.val); in arm_smmu_cmdq_poll_until_not_full()
688 llq->cons = ret ? llq->prod : queue_inc_prod_n(llq, 1); in __arm_smmu_cmdq_poll_until_msi()
705 llq->val = READ_ONCE(cmdq->q.llq.val); in __arm_smmu_cmdq_poll_until_consumed()
805 llq.val = READ_ONCE(cmdq->q.llq.val); in arm_smmu_cmdq_issue_cmdlist()
886 llq.prod = queue_inc_prod_n(&llq, n); in arm_smmu_cmdq_issue_cmdlist()
[all …]
A Darm-smmu-v3.h187 #define Q_IDX(llq, p) ((p) & ((1 << (llq)->max_n_shift) - 1)) argument
188 #define Q_WRP(llq, p) ((p) & (1 << (llq)->max_n_shift)) argument
192 Q_IDX(&((q)->llq), p) * \
612 struct arm_smmu_ll_queue llq; member
A Dtegra241-cmdqv.c628 q->llq.max_n_shift = in tegra241_vcmdq_alloc_smmu_cmdq()
640 q->q_base |= FIELD_PREP(VCMDQ_LOG2SIZE, q->llq.max_n_shift); in tegra241_vcmdq_alloc_smmu_cmdq()
/drivers/net/ethernet/amazon/ena/
A Dena_netdev.c2890 struct ena_admin_feature_llq_desc *llq = &get_feat_ctx->llq; in ena_calc_io_queue_size() local
2915 llq->max_llq_depth); in ena_calc_io_queue_size()
2933 llq->max_llq_depth); in ena_calc_io_queue_size()
3018 struct ena_admin_feature_llq_desc *llq) in set_default_llq_configurations() argument
3029 !!(llq->entry_size_ctrl_supported & in set_default_llq_configurations()
3032 if ((llq->entry_size_ctrl_supported & ENA_ADMIN_LIST_ENTRY_SIZE_256B) && in set_default_llq_configurations()
3044 struct ena_admin_feature_llq_desc *llq, in ena_set_queues_placement_policy() argument
3065 rc = ena_com_config_dev_mode(ena_dev, llq, llq_default_configurations); in ena_set_queues_placement_policy()
3187 rc = ena_set_queues_placement_policy(pdev, ena_dev, &get_feat_ctx->llq, in ena_device_init()
3740 io_tx_sq_num = get_feat_ctx->llq.max_llq_num; in ena_calc_max_io_queue_num()
[all …]
A Dena_com.c599 cmd.u.llq.header_location_ctrl_enabled = llq_info->header_location_ctrl; in ena_com_set_llq()
600 cmd.u.llq.entry_size_ctrl_enabled = llq_info->desc_list_entry_size_ctrl; in ena_com_set_llq()
601 cmd.u.llq.desc_num_before_header_enabled = llq_info->descs_num_before_header; in ena_com_set_llq()
602 cmd.u.llq.descriptors_stride_ctrl_enabled = llq_info->desc_stride_ctrl; in ena_com_set_llq()
604 cmd.u.llq.accel_mode.u.set.enabled_flags = in ena_com_set_llq()
2259 memcpy(&get_feat_ctx->llq, &get_resp.u.llq, sizeof(get_resp.u.llq)); in ena_com_get_dev_attr_feat()
2261 memset(&get_feat_ctx->llq, 0x0, sizeof(get_feat_ctx->llq)); in ena_com_get_dev_attr_feat()
A Dena_admin_defs.h1082 struct ena_admin_feature_llq_desc llq; member
1137 struct ena_admin_feature_llq_desc llq; member
A Dena_com.h400 struct ena_admin_feature_llq_desc llq; member

Completed in 45 milliseconds