Searched refs:mall_stream_type (Results 1 – 15 of 15) sorted by relevance
| /drivers/gpu/drm/amd/display/dc/ |
| A D | dc_state_priv.h | 37 enum mall_stream_type dc_state_get_pipe_subvp_type(const struct dc_state *state,
39 enum mall_stream_type dc_state_get_stream_subvp_type(const struct dc_state *state,
|
| A D | dc_stream.h | 45 enum mall_stream_type type;
|
| A D | dc_types.h | 1328 enum mall_stream_type { enum
|
| A D | dc_dmub_srv.c | 880 enum mall_stream_type pipe_mall_type; in dc_dmub_setup_subvp_dmub_command()
|
| /drivers/gpu/drm/amd/display/dc/dml2/ |
| A D | dml2_wrapper.h | 142 …enum mall_stream_type (*get_pipe_subvp_type)(const struct dc_state *state, const struct pipe_ctx *…
143 …enum mall_stream_type (*get_stream_subvp_type)(const struct dc_state *state, const struct dc_strea…
|
| A D | dml2_mall_phantom.c | 525 enum mall_stream_type pipe_mall_type; in subvp_vblank_schedulable()
611 …enum mall_stream_type pipe_mall_type = ctx->config.svp_pstate.callbacks.get_pipe_subvp_type(contex… in dml2_svp_validate_static_schedulability()
|
| A D | dml2_utils.c | 282 enum mall_stream_type pipe_mall_type; in dml2_calculate_rq_and_dlg_params()
|
| A D | dml2_translation_helper.c | 1294 enum mall_stream_type stream_mall_type; in map_dc_state_into_dml_display_cfg()
|
| /drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc_state.c | 670 enum mall_stream_type dc_state_get_pipe_subvp_type(const struct dc_state *state, in dc_state_get_pipe_subvp_type()
676 enum mall_stream_type dc_state_get_stream_subvp_type(const struct dc_state *state, in dc_state_get_stream_subvp_type()
681 enum mall_stream_type type = SUBVP_NONE; in dc_state_get_stream_subvp_type()
|
| A D | dc.c | 5675 enum mall_stream_type subvp_pipe_type[MAX_PIPES] = {0}; in dc_allow_idle_optimizations_internal()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn32/ |
| A D | dcn32_resource_helpers.c | 657 enum mall_stream_type pipe_mall_type = dc_state_get_pipe_subvp_type(context, pipe); in dcn32_subvp_drr_admissable()
718 enum mall_stream_type pipe_mall_type = dc_state_get_pipe_subvp_type(context, pipe); in dcn32_subvp_vblank_admissable()
|
| A D | dcn32_resource.c | 1873 enum mall_stream_type mall_type; in dcn32_populate_dml_pipes_from_context()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn32/ |
| A D | dcn32_hwseq.c | 382 enum mall_stream_type pipe_mall_type = SUBVP_NONE; in dcn32_subvp_pipe_control_lock()
1721 enum mall_stream_type cur_pipe_type = dc_state_get_pipe_subvp_type(cur_ctx, cur_pipe); in is_subvp_phantom_topology_transition_seamless()
1722 enum mall_stream_type new_pipe_type = dc_state_get_pipe_subvp_type(new_ctx, new_pipe); in is_subvp_phantom_topology_transition_seamless()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| A D | dcn32_fpu.c | 916 enum mall_stream_type pipe_mall_type; in subvp_vblank_schedulable()
1050 enum mall_stream_type pipe_mall_type = dc_state_get_pipe_subvp_type(context, pipe); in subvp_validate_static_schedulability()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| A D | dcn20_hwseq.c | 1682 enum mall_stream_type pipe_mall_type = dc_state_get_pipe_subvp_type(context, pipe_ctx); in dcn20_update_dchubp_dpp()
|
Completed in 56 milliseconds