| /drivers/gpu/drm/omapdrm/ |
| A D | omap_irq.c | 260 unsigned int max_planes; in omap_drm_irq_install() local
269 max_planes = min(ARRAY_SIZE(priv->planes), in omap_drm_irq_install()
271 for (i = 0; i < max_planes; ++i) { in omap_drm_irq_install()
|
| /drivers/gpu/drm/tidss/ |
| A D | tidss_kms.c | 118 u32 max_planes = feat->num_vids; in tidss_dispc_modeset_init() local
224 while (tidss->num_planes < max_planes) { in tidss_dispc_modeset_init()
|
| /drivers/gpu/drm/imx/dcss/ |
| A D | dcss-dpr.c | 222 int plane, max_planes = 1; in dcss_dpr_set_res() local
227 max_planes = 2; in dcss_dpr_set_res()
229 for (plane = 0; plane < max_planes; plane++) { in dcss_dpr_set_res()
|
| /drivers/gpu/drm/amd/display/dc/resource/dce60/ |
| A D | dce60_resource.c | 1100 dc->caps.max_planes = pool->base.pipe_count; in dce60_construct()
1102 for (i = 0; i < dc->caps.max_planes; ++i) in dce60_construct()
1298 dc->caps.max_planes = pool->base.pipe_count; in dce61_construct()
1300 for (i = 0; i < dc->caps.max_planes; ++i) in dce61_construct()
1495 dc->caps.max_planes = pool->base.pipe_count; in dce64_construct()
1497 for (i = 0; i < dc->caps.max_planes; ++i) in dce64_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dce80/ |
| A D | dce80_resource.c | 1110 dc->caps.max_planes = pool->base.pipe_count; in dce80_construct()
1112 for (i = 0; i < dc->caps.max_planes; ++i) in dce80_construct()
1310 dc->caps.max_planes = pool->base.pipe_count; in dce81_construct()
1312 for (i = 0; i < dc->caps.max_planes; ++i) in dce81_construct()
1507 dc->caps.max_planes = pool->base.pipe_count; in dce83_construct()
1509 for (i = 0; i < dc->caps.max_planes; ++i) in dce83_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dce100/ |
| A D | dce100_resource.c | 1143 dc->caps.max_planes = pool->base.pipe_count; in dce100_resource_construct()
1145 for (i = 0; i < dc->caps.max_planes; ++i) in dce100_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dce120/ |
| A D | dce120_resource.c | 1259 dc->caps.max_planes = pool->base.pipe_count; in dce120_resource_construct()
1261 for (i = 0; i < dc->caps.max_planes; ++i) in dce120_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| A D | dcn201_resource.c | 1283 dc->caps.max_planes = pool->base.pipe_count; in dcn201_resource_construct()
1285 for (i = 0; i < dc->caps.max_planes; ++i) in dcn201_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dce112/ |
| A D | dce112_resource.c | 1397 dc->caps.max_planes = pool->base.pipe_count; in dce112_resource_construct()
1399 for (i = 0; i < dc->caps.max_planes; ++i) in dce112_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn302/ |
| A D | dcn302_resource.c | 1479 dc->caps.max_planes = pool->pipe_count; in dcn302_resource_construct()
1481 for (i = 0; i < dc->caps.max_planes; ++i) in dcn302_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn303/ |
| A D | dcn303_resource.c | 1412 dc->caps.max_planes = pool->pipe_count; in dcn303_resource_construct()
1414 for (i = 0; i < dc->caps.max_planes; ++i) in dcn303_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn10/ |
| A D | dcn10_resource.c | 1658 dc->caps.max_planes = pool->base.pipe_count; in dcn10_resource_construct()
1660 for (i = 0; i < dc->caps.max_planes; ++i) in dcn10_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| A D | dcn21_resource.c | 1682 dc->caps.max_planes = pool->base.pipe_count; in dcn21_resource_construct()
1684 for (i = 0; i < dc->caps.max_planes; ++i) in dcn21_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| A D | dcn301_resource.c | 1704 dc->caps.max_planes = pool->base.pipe_count; in dcn301_resource_construct()
1706 for (i = 0; i < dc->caps.max_planes; ++i) in dcn301_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| A D | dcn316_resource.c | 2008 dc->caps.max_planes = pool->base.pipe_count; in dcn316_resource_construct()
2010 for (i = 0; i < dc->caps.max_planes; ++i) in dcn316_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| A D | dcn314_resource.c | 2118 dc->caps.max_planes = pool->base.pipe_count; in dcn314_resource_construct()
2120 for (i = 0; i < dc->caps.max_planes; ++i) in dcn314_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn31/ |
| A D | dcn31_resource.c | 2202 dc->caps.max_planes = pool->base.pipe_count; in dcn31_resource_construct()
2204 for (i = 0; i < dc->caps.max_planes; ++i) in dcn31_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn321/ |
| A D | dcn321_resource.c | 1997 dc->caps.max_planes = pool->base.pipe_count; in dcn321_resource_construct()
1999 for (i = 0; i < dc->caps.max_planes; ++i) in dcn321_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| A D | dcn35_resource.c | 2155 dc->caps.max_planes = pool->base.pipe_count; in dcn35_resource_construct()
2157 for (i = 0; i < dc->caps.max_planes; ++i) in dcn35_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn315/ |
| A D | dcn315_resource.c | 2140 dc->caps.max_planes = pool->base.pipe_count; in dcn315_resource_construct()
2142 for (i = 0; i < dc->caps.max_planes; ++i) in dcn315_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn351/ |
| A D | dcn351_resource.c | 2126 dc->caps.max_planes = pool->base.pipe_count; in dcn351_resource_construct()
2128 for (i = 0; i < dc->caps.max_planes; ++i) in dcn351_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn36/ |
| A D | dcn36_resource.c | 2128 dc->caps.max_planes = pool->base.pipe_count; in dcn36_resource_construct()
2130 for (i = 0; i < dc->caps.max_planes; ++i) in dcn36_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn30/ |
| A D | dcn30_resource.c | 2584 dc->caps.max_planes = pool->base.pipe_count; in dcn30_resource_construct()
2586 for (i = 0; i < dc->caps.max_planes; ++i) in dcn30_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn401/ |
| A D | dcn401_resource.c | 2188 dc->caps.max_planes = pool->base.pipe_count; in dcn401_resource_construct()
2190 for (i = 0; i < dc->caps.max_planes; ++i) in dcn401_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/resource/dcn20/ |
| A D | dcn20_resource.c | 2734 dc->caps.max_planes = pool->base.pipe_count; in dcn20_resource_construct()
2736 for (i = 0; i < dc->caps.max_planes; ++i) in dcn20_resource_construct()
|