Home
last modified time | relevance | path

Searched refs:max_slice_width (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dsc/
A Ddc_dsc.c392 …dsc_sink_caps->max_slice_width = dpcd_dsc_basic_data[DP_DSC_MAX_SLICE_WIDTH - DP_DSC_SUPPORT] * 32… in dc_dsc_parse_dsc_dpcd()
512 DC_LOG_DSC("\tmax_slice_width %d", dsc_enc_caps.max_slice_width); in dc_dsc_dump_encoder_caps()
531 DC_LOG_DSC("\tmax_slice_width %d", dsc_sink_caps->max_slice_width); in dc_dsc_dump_decoder_caps()
613 dsc_enc_caps->max_slice_width = single_dsc_enc_caps.max_slice_width; in build_dsc_enc_caps()
653 if (max_dispclk_khz == 0 || dsc_enc_caps->max_slice_width == 0) in get_min_dsc_slice_count_for_odm()
664 dsc_enc_caps->max_slice_width))); // slice width in get_min_dsc_slice_count_for_odm()
753 …dsc_common_caps->max_slice_width = min(dsc_sink_caps->max_slice_width, dsc_enc_caps->max_slice_wid… in intersect_dsc_caps()
754 if (!dsc_common_caps->max_slice_width) in intersect_dsc_caps()
1156 is_dsc_possible = (dsc_common_caps.max_slice_width > 0); in setup_dsc_config()
1231 is_dsc_possible = slice_width <= dsc_common_caps.max_slice_width; in setup_dsc_config()
A Ddsc.h93 int32_t max_slice_width; member
/drivers/gpu/drm/i915/display/
A Dintel_hdmi.c3170 int max_slice_width; in intel_hdmi_dsc_get_num_slices() local
3212 max_slice_width = min(MAX_HDMI_SLICE_WIDTH, src_max_slice_width); in intel_hdmi_dsc_get_num_slices()
3221 slice_width = max_slice_width; in intel_hdmi_dsc_get_num_slices()
3240 if (slice_width >= max_slice_width) in intel_hdmi_dsc_get_num_slices()
3242 } while (slice_width >= max_slice_width); in intel_hdmi_dsc_get_num_slices()
A Dintel_dp.c1023 int max_slice_width; in intel_dp_dsc_get_slice_count() local
1039 max_slice_width = drm_dp_dsc_sink_max_slice_width(connector->dp.dsc_dpcd); in intel_dp_dsc_get_slice_count()
1040 if (max_slice_width < DP_DSC_MIN_SLICE_WIDTH_VALUE) { in intel_dp_dsc_get_slice_count()
1043 max_slice_width); in intel_dp_dsc_get_slice_count()
1049 max_slice_width)); in intel_dp_dsc_get_slice_count()
/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
A Ddcn401_dsc.c88 dsc_enc_caps->max_slice_width = 5184; /* (including 64 overlap pixels for eDP MSO mode) */ in dsc401_get_single_enc_caps()
/drivers/gpu/drm/amd/display/dc/
A Ddc_types.h871 int32_t max_slice_width; member
/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
A Ddcn20_dsc.c134 dsc_enc_caps->max_slice_width = 5184; /* (including 64 overlap pixels for eDP MSO mode) */ in dsc2_get_enc_caps()

Completed in 36 milliseconds