Home
last modified time | relevance | path

Searched refs:maxlinewidth (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_writeback.c71 } else if (fb->width > dpu_wb_conn->maxlinewidth) { in dpu_wb_conn_atomic_check()
73 fb->width, dpu_wb_conn->maxlinewidth); in dpu_wb_conn_atomic_check()
121 const u32 *format_list, u32 num_formats, u32 maxlinewidth) in dpu_writeback_init() argument
130 dpu_wb_conn->maxlinewidth = maxlinewidth; in dpu_writeback_init()
A Ddpu_writeback.h21 u32 maxlinewidth; member
30 const u32 *format_list, u32 num_formats, u32 maxlinewidth);
A Ddpu_kms.c722 u32 maxlinewidth; in _dpu_kms_initialize_writeback() local
732 maxlinewidth = dpu_rm_get_wb(&dpu_kms->rm, info.h_tile_instance[0])->caps->maxlinewidth; in _dpu_kms_initialize_writeback()
740 rc = dpu_writeback_init(dev, encoder, wb_formats, n_formats, maxlinewidth); in _dpu_kms_initialize_writeback()
A Ddpu_hw_catalog.h522 u32 maxlinewidth; member
/drivers/gpu/drm/msm/disp/dpu1/catalog/
A Ddpu_5_4_sm6125.h141 .maxlinewidth = 2160,
A Ddpu_6_2_sc7180.h157 .maxlinewidth = 4096,
A Ddpu_6_4_sm6350.h151 .maxlinewidth = 1920,
A Ddpu_5_3_sm6150.h162 .maxlinewidth = 2160,
A Ddpu_7_2_sc7280.h168 .maxlinewidth = 4096,
A Ddpu_5_2_sm7150.h250 .maxlinewidth = 4096,
A Ddpu_5_0_sm8150.h284 .maxlinewidth = 4096,
A Ddpu_6_0_sm8250.h321 .maxlinewidth = 4096,
A Ddpu_7_0_sm8350.h294 .maxlinewidth = 4096,
A Ddpu_9_0_sm8550.h302 .maxlinewidth = 4096,
A Ddpu_9_1_sar2130p.h302 .maxlinewidth = 4096,
A Ddpu_10_0_sm8650.h326 .maxlinewidth = 4096,
A Ddpu_8_1_sm8450.h307 .maxlinewidth = 4096,
A Ddpu_5_1_sc8180x.h290 .maxlinewidth = 4096,
A Ddpu_9_2_x1e80100.h302 .maxlinewidth = 4096,
A Ddpu_8_4_sa8775p.h314 .maxlinewidth = 4096,
A Ddpu_12_0_sm8750.h368 .maxlinewidth = 4096,

Completed in 28 milliseconds