| /drivers/net/ethernet/mellanox/mlx5/core/en/ |
| A D | mapping.c | 57 mi = kzalloc(sizeof(*mi) + ctx->data_size, GFP_KERNEL); in mapping_add() 58 if (!mi) in mapping_add() 64 err = xa_alloc(&ctx->xarray, &mi->id, mi, XA_LIMIT(1, ctx->max_id), in mapping_add() 69 ++mi->cnt; in mapping_add() 70 *id = mi->id; in mapping_add() 77 hash_del(&mi->node); in mapping_add() 78 kfree(mi); in mapping_add() 89 kfree_rcu(mi, rcu); in mapping_remove_and_free() 117 if (!mi) in mapping_remove() 121 if (--mi->cnt > 0) in mapping_remove() [all …]
|
| /drivers/net/mctp/ |
| A D | mctp-i3c.c | 201 mctp_i3c_read(mi); in mctp_i3c_ibi_handler() 262 mi = kzalloc(sizeof(*mi), GFP_KERNEL); in mctp_i3c_add_device() 263 if (!mi) { in mctp_i3c_add_device() 267 mi->mbus = mbus; in mctp_i3c_add_device() 268 mi->i3c = i3c; in mctp_i3c_add_device() 281 kfree(mi); in mctp_i3c_add_device() 325 kfree(mi); in mctp_i3c_remove_device() 335 if (!mi) in mctp_i3c_remove() 352 ret = mi; in mctp_i3c_lookup() 379 if (!mi) { in mctp_i3c_xmit() [all …]
|
| /drivers/gpu/drm/amd/display/dc/hwss/dce100/ |
| A D | dce100_hwseq.c | 158 struct mem_input *mi = pipe_ctx->plane_res.mi; in dce100_reset_surface_dcc_and_tiling() local 160 if (!mi) in dce100_reset_surface_dcc_and_tiling() 164 if (clear_tiling && mi->funcs->mem_input_clear_tiling) in dce100_reset_surface_dcc_and_tiling() 165 mi->funcs->mem_input_clear_tiling(mi); in dce100_reset_surface_dcc_and_tiling() 168 mi->funcs->mem_input_program_surface_flip_and_addr(mi, in dce100_reset_surface_dcc_and_tiling()
|
| /drivers/crypto/allwinner/sun4i-ss/ |
| A D | sun4i-ss-hash.c | 199 struct sg_mapping_iter mi; in sun4i_hash() local 274 sg_miter_next(&mi); in sun4i_hash() 283 if (op->len || (mi.length - in_i) < 4) { in sun4i_hash() 297 if (in_i == mi.length) { in sun4i_hash() 298 sg_miter_next(&mi); in sun4i_hash() 310 if (mi.length - in_i > 3 && i < end) { in sun4i_hash() 325 if (in_i == mi.length) { in sun4i_hash() 326 sg_miter_next(&mi); in sun4i_hash() 345 if (in_i == mi.length) { in sun4i_hash() 346 sg_miter_next(&mi); in sun4i_hash() [all …]
|
| A D | sun4i-ss-cipher.c | 35 struct sg_mapping_iter mi, mo; in sun4i_ss_opti_poll() local 83 sg_miter_skip(&mi, pi); in sun4i_ss_opti_poll() 85 if (!miter_err || !mi.addr) { in sun4i_ss_opti_poll() 97 if (oi == mi.length) { in sun4i_ss_opti_poll() 98 pi += mi.length; in sun4i_ss_opti_poll() 101 sg_miter_stop(&mi); in sun4i_ss_opti_poll() 199 struct sg_mapping_iter mi, mo; in sun4i_ss_cipher_poll() local 275 sg_miter_skip(&mi, pi); in sun4i_ss_cipher_poll() 313 if (oi == mi.length) { in sun4i_ss_cipher_poll() 314 pi += mi.length; in sun4i_ss_cipher_poll() [all …]
|
| /drivers/uio/ |
| A D | uio.c | 288 int mi, pi; in uio_dev_add_attributes() local 296 for (mi = 0; mi < MAX_UIO_MAPS; mi++) { in uio_dev_add_attributes() 367 mi--; in uio_dev_add_attributes() 369 for (; mi >= 0; mi--) { in uio_dev_add_attributes() 691 int mi; in uio_vma_fault() local 700 if (mi < 0) { in uio_vma_fault() 748 if (mi < 0) in uio_mmap_physical() 783 int mi; in uio_mmap_dma_coherent() local 786 if (mi < 0) in uio_mmap_dma_coherent() 824 int mi; in uio_mmap() local [all …]
|
| /drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_mem_input.c | 134 struct mem_input *mi, in dce_mi_program_pte_vm() argument 139 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); in dce_mi_program_pte_vm() 313 struct mem_input *mi, in dce_mi_program_display_marks() argument 320 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); in dce_mi_program_display_marks() 340 struct mem_input *mi, in dce60_mi_program_display_marks() argument 347 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); in dce60_mi_program_display_marks() 630 struct mem_input *mi) in dce_mi_clear_tiling() argument 651 struct mem_input *mi, in dce_mi_program_surface_config() argument 671 struct mem_input *mi, in dce60_mi_program_surface_config() argument 737 struct mem_input *mi, in dce_mi_allocate_dmif() argument [all …]
|
| /drivers/gpu/drm/amd/display/dc/hwss/dce60/ |
| A D | dce60_hwseq.c | 273 struct mem_input *mi = pipe_ctx->plane_res.mi; in dce60_program_front_end_for_pipe() local 286 dce_enable_fe_clock(dc->hwseq, mi->inst, true); in dce60_program_front_end_for_pipe() 316 mi->funcs->mem_input_program_surface_config( in dce60_program_front_end_for_pipe() 317 mi, in dce60_program_front_end_for_pipe() 324 if (mi->funcs->set_blank) in dce60_program_front_end_for_pipe() 325 mi->funcs->set_blank(mi, pipe_ctx->plane_state->visible); in dce60_program_front_end_for_pipe() 328 mi->funcs->mem_input_program_pte_vm( in dce60_program_front_end_for_pipe() 329 pipe_ctx->plane_res.mi, in dce60_program_front_end_for_pipe() 402 pipe_ctx->plane_res.mi->funcs->allocate_mem_input( in dce60_apply_ctx_for_surface() 403 pipe_ctx->plane_res.mi, in dce60_apply_ctx_for_surface()
|
| /drivers/video/fbdev/ |
| A D | pxa168fb.c | 372 x |= mi->gpio_output_data << 20; in set_dumb_panel_control() 373 x |= mi->gpio_output_mask << 12; in set_dumb_panel_control() 593 struct pxa168fb_mach_info *mi; in pxa168fb_probe() local 600 mi = dev_get_platdata(&pdev->dev); in pxa168fb_probe() 601 if (mi == NULL) { in pxa168fb_probe() 631 fbi->panel_rbswap = mi->panel_rbswap; in pxa168fb_probe() 633 fbi->active = mi->active; in pxa168fb_probe() 641 strscpy(info->fix.id, mi->id, 16); in pxa168fb_probe() 681 set_mode(fbi, &info->var, mi->modes, mi->pix_fmt, 1); in pxa168fb_probe() 683 fb_videomode_to_modelist(mi->modes, mi->num_modes, &info->modelist); in pxa168fb_probe() [all …]
|
| /drivers/firmware/arm_scmi/vendors/imx/ |
| A D | imx-sm-misc.c | 69 struct scmi_imx_misc_info *mi) in scmi_imx_misc_attributes_get() argument 84 mi->nr_dev_ctrl = GET_DEV_CTRLS_NR(attr->attributes); in scmi_imx_misc_attributes_get() 85 mi->nr_brd_ctrl = GET_BRD_CTRLS_NR(attr->attributes); in scmi_imx_misc_attributes_get() 86 mi->nr_reason = GET_REASONS_NR(attr->attributes); in scmi_imx_misc_attributes_get() 88 mi->nr_dev_ctrl, mi->nr_brd_ctrl, mi->nr_reason); in scmi_imx_misc_attributes_get() 99 struct scmi_imx_misc_info *mi = ph->get_priv(ph); in scmi_imx_misc_ctrl_validate_id() local 105 if (ctrl_id < BRD_CTRL_START_ID && ctrl_id > mi->nr_dev_ctrl) in scmi_imx_misc_ctrl_validate_id() 107 if (ctrl_id >= BRD_CTRL_START_ID + mi->nr_brd_ctrl) in scmi_imx_misc_ctrl_validate_id()
|
| /drivers/video/fbdev/mmp/panel/ |
| A D | tpo_tj032md01bw.c | 128 struct mmp_mach_panel_info *mi; in tpohvga_probe() local 133 mi = spi->dev.platform_data; in tpohvga_probe() 134 if (mi == NULL) { in tpohvga_probe() 152 plat_data->plat_onoff = mi->plat_set_onoff; in tpohvga_probe() 154 panel_tpohvga.plat_path_name = mi->plat_path_name; in tpohvga_probe()
|
| /drivers/cxl/core/ |
| A D | regs.c | 218 struct mapinfo *mi = &mapinfo[i]; in cxl_map_component_regs() local 222 if (!mi->rmap->valid) in cxl_map_component_regs() 224 if (!test_bit(mi->rmap->id, &map_mask)) in cxl_map_component_regs() 226 addr = map->resource + mi->rmap->offset; in cxl_map_component_regs() 227 length = mi->rmap->size; in cxl_map_component_regs() 229 if (!*(mi->addr)) in cxl_map_component_regs() 253 struct mapinfo *mi = &mapinfo[i]; in cxl_map_device_regs() local 257 if (!mi->rmap->valid) in cxl_map_device_regs() 260 addr = phys_addr + mi->rmap->offset; in cxl_map_device_regs() 261 length = mi->rmap->size; in cxl_map_device_regs() [all …]
|
| /drivers/video/fbdev/mmp/hw/ |
| A D | mmp_ctrl.c | 443 struct mmp_mach_plat_info *mi; in mmphw_probe() local 464 mi = pdev->dev.platform_data; in mmphw_probe() 465 if (mi == NULL || !mi->path_num || !mi->paths) { in mmphw_probe() 473 struct_size(ctrl, path_plats, mi->path_num), in mmphw_probe() 480 ctrl->name = mi->name; in mmphw_probe() 481 ctrl->path_num = mi->path_num; in mmphw_probe() 515 ctrl->clk = devm_clk_get_enabled(ctrl->dev, mi->clk_name); in mmphw_probe() 519 "unable to get clk %s\n", mi->clk_name); in mmphw_probe() 534 if (!path_init(path_plat, &mi->paths[i])) { in mmphw_probe()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dce110/ |
| A D | dce110_hwseq.c | 2057 pipe_ctx->plane_res.mi, in dce110_set_displaymarks() 2066 pipe_ctx->plane_res.mi, in dce110_set_displaymarks() 2640 pipe_ctx->plane_res.mi, in update_plane_addr() 2659 pipe_ctx->plane_res.mi->current_address = pipe_ctx->plane_res.mi->request_address; in dce110_update_pending_status() 2912 struct mem_input *mi = pipe_ctx->plane_res.mi; in dce110_program_front_end_for_pipe() local 2955 mi, in dce110_program_front_end_for_pipe() 2962 if (mi->funcs->set_blank) in dce110_program_front_end_for_pipe() 2963 mi->funcs->set_blank(mi, pipe_ctx->plane_state->visible); in dce110_program_front_end_for_pipe() 2967 pipe_ctx->plane_res.mi, in dce110_program_front_end_for_pipe() 3116 struct mem_input *mi = pipe_ctx->plane_res.mi; in dce110_set_cursor_position() local [all …]
|
| /drivers/net/ethernet/intel/ice/ |
| A D | ice_parser.c | 537 struct ice_metainit_item *mi = item; in ice_metainit_parse_item() local 541 mi->idx = idx; in ice_metainit_parse_item() 545 mi->tsr = FIELD_GET(ICE_MI_TSR, d64); in ice_metainit_parse_item() 546 mi->ho = FIELD_GET(ICE_MI_HO, d64); in ice_metainit_parse_item() 547 mi->pc = FIELD_GET(ICE_MI_PC, d64); in ice_metainit_parse_item() 548 mi->pg_rn = FIELD_GET(ICE_MI_PGRN, d64); in ice_metainit_parse_item() 549 mi->cd = FIELD_GET(ICE_MI_CD, d64); in ice_metainit_parse_item() 555 mi->gpr_a_id = FIELD_GET(ICE_MI_GAI, d64); in ice_metainit_parse_item() 564 mi->gpr_b_id = FIELD_GET(ICE_MI_GBI, d64); in ice_metainit_parse_item() 580 mi->flags = FIELD_GET(ICE_MI_FLAG, d64); in ice_metainit_parse_item() [all …]
|
| A D | ice_parser_rt.c | 77 struct ice_metainit_item *mi; in ice_parser_rt_reset() local 80 mi = &psr->mi_table[0]; in ice_parser_rt_reset() 85 ice_rt_tsr_set(rt, mi->tsr); in ice_parser_rt_reset() 86 ice_rt_ho_set(rt, mi->ho); in ice_parser_rt_reset() 87 ice_rt_np_set(rt, mi->pc); in ice_parser_rt_reset() 88 ice_rt_nn_set(rt, mi->pg_rn); in ice_parser_rt_reset() 91 if (mi->flags & BIT(i)) in ice_parser_rt_reset()
|
| /drivers/media/platform/rockchip/rkisp1/ |
| A D | rkisp1-capture.c | 87 } mi; member 383 .mi = { 399 .mi = { 489 rkisp1_write(rkisp1, cap->config->mi.y_size_init, in rkisp1_mp_config() 491 rkisp1_write(rkisp1, cap->config->mi.cb_size_init, in rkisp1_mp_config() 493 rkisp1_write(rkisp1, cap->config->mi.cr_size_init, in rkisp1_mp_config() 553 rkisp1_write(rkisp1, cap->config->mi.y_size_init, in rkisp1_sp_config() 757 cap->config->mi.cb_base_ad_init, in rkisp1_set_next_buf() 760 cap->config->mi.cr_base_ad_init, in rkisp1_set_next_buf() 764 cap->config->mi.cb_base_ad_init, in rkisp1_set_next_buf() [all …]
|
| /drivers/video/fbdev/omap2/omapfb/ |
| A D | omapfb-ioctl.c | 201 static int omapfb_setup_mem(struct fb_info *fbi, struct omapfb_mem_info *mi) in omapfb_setup_mem() argument 210 if (mi->type != OMAPFB_MEMTYPE_SDRAM) in omapfb_setup_mem() 213 size = PAGE_ALIGN(mi->size); in omapfb_setup_mem() 223 if (rg->size == size && rg->type == mi->type) in omapfb_setup_mem() 248 r = omapfb_realloc_fbmem(fbi, size, mi->type); in omapfb_setup_mem() 261 static int omapfb_query_mem(struct fb_info *fbi, struct omapfb_mem_info *mi) in omapfb_query_mem() argument 267 memset(mi, 0, sizeof(*mi)); in omapfb_query_mem() 269 mi->size = rg->size; in omapfb_query_mem() 270 mi->type = rg->type; in omapfb_query_mem()
|
| /drivers/infiniband/sw/rxe/ |
| A D | rxe_srq.c | 73 err = do_mmap_info(rxe, uresp ? &uresp->mi : NULL, udata, q->buf, in rxe_srq_from_init() 156 struct mminfo __user *mi = NULL; in rxe_srq_from_attr() local 165 mi = u64_to_user_ptr(ucmd->mmap_info_addr); in rxe_srq_from_attr() 171 udata, mi, &srq->rq.producer_lock, in rxe_srq_from_attr()
|
| A D | rxe_cq.c | 57 err = do_mmap_info(rxe, uresp ? &uresp->mi : NULL, udata, in rxe_cq_from_init() 77 uresp ? &uresp->mi : NULL, NULL, &cq->cq_lock); in rxe_cq_resize_queue()
|
| /drivers/video/fbdev/mmp/fb/ |
| A D | mmpfb.c | 538 struct mmp_buffer_driver_mach_info *mi; in mmpfb_probe() local 543 mi = pdev->dev.platform_data; in mmpfb_probe() 544 if (mi == NULL) { in mmpfb_probe() 559 fbi->name = mi->name; in mmpfb_probe() 560 fbi->pix_fmt = mi->default_pixfmt; in mmpfb_probe() 565 fbi->path = mmp_get_path(mi->path_name); in mmpfb_probe() 567 dev_err(&pdev->dev, "can't get the path %s\n", mi->path_name); in mmpfb_probe() 575 fbi->overlay = mmp_path_get_overlay(fbi->path, mi->overlay_id); in mmpfb_probe() 581 mmp_overlay_set_fetch(fbi->overlay, mi->dmafetch_id); in mmpfb_probe()
|
| /drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_mem_input_v.c | 967 struct mem_input *mi, in dce110_allocate_mem_input_v() argument 978 value = dm_read_reg(mi->ctx, addr); in dce110_allocate_mem_input_v() 985 dm_write_reg(mi->ctx, addr, value); in dce110_allocate_mem_input_v() 988 value = dm_read_reg(mi->ctx, addr); in dce110_allocate_mem_input_v() 995 dm_write_reg(mi->ctx, addr, value); in dce110_allocate_mem_input_v() 999 dm_write_reg(mi->ctx, addr, value); in dce110_allocate_mem_input_v() 1003 dm_write_reg(mi->ctx, addr, value); in dce110_allocate_mem_input_v() 1009 struct mem_input *mi, in dce110_free_mem_input_v() argument
|
| /drivers/net/ethernet/aquantia/atlantic/hw_atl2/ |
| A D | hw_atl2_llh_internal.h | 272 #define HW_ATL2_FPGA_VER_U32(mj, mi, bl, rv) \ argument 274 (((mi) & 0xff) << 16) | \
|
| /drivers/gpu/drm/amd/display/dc/inc/hw/ |
| A D | mem_input.h | 178 void (*set_blank)(struct mem_input *mi, bool blank); 179 void (*set_hubp_blank_en)(struct mem_input *mi, bool blank);
|
| /drivers/xen/ |
| A D | mcelog.c | 218 static int convert_log(struct mc_info *mi) in convert_log() argument 227 x86_mcinfo_lookup(&mic, mi, MC_TYPE_GLOBAL); in convert_log() 263 x86_mcinfo_lookup(&mic, mi, MC_TYPE_BANK); in convert_log()
|