Searched refs:mr32 (Results 1 – 4 of 4) sorted by relevance
33 tmp = mr32(MVS_PCS); in mvs_64xx_enable_xmt()79 reg = mr32(MVS_PHY_CTL); in mvs_64xx_stp_reset()152 tmp = mr32(MVS_GBL_CTL); in mvs_64xx_chip_reset()362 cctl = mr32(MVS_CTL); in mvs_64xx_init()370 tmp = mr32(MVS_PCS); in mvs_64xx_init()505 tmp = mr32(MVS_PCS); in mvs_64xx_free_reg_set()508 tmp = mr32(MVS_CTL); in mvs_64xx_free_reg_set()529 tmp = mr32(MVS_PCS); in mvs_64xx_assign_reg_set()533 tmp = mr32(MVS_CTL); in mvs_64xx_assign_reg_set()647 tmp = mr32(MVS_PCS); in mvs_64xx_clear_active_cmds()[all …]
14 #define mr32(reg) readl(regs + reg) macro18 mr32(reg); \32 return mr32(MVS_CMD_DATA); in mvs_cr32()45 return (port < 4) ? mr32(MVS_P0_SER_CTLSTAT + port * 4) : in mvs_read_phy_ctl()46 mr32(MVS_P4_SER_CTLSTAT + (port - 4) * 4); in mvs_read_phy_ctl()175 tmp = mr32(MVS_INT_STAT_SRS_0); in mvs_int_sata()187 stat = mr32(MVS_INT_STAT); in mvs_int_full()214 return mr32(MVS_RX_CONS_IDX); in mvs_rx_update()
249 tmp = mr32(MVS_PCS); in mvs_94xx_enable_xmt()372 tmp = mr32(MVS_PHY_CTL); in mvs_94xx_init()380 cctl = mr32(MVS_CTL) & 0xFFFF; in mvs_94xx_init()387 tmp = mr32(MVS_PHY_CTL); in mvs_94xx_init()441 tmp = mr32(MVS_PA_VSR_PORT); in mvs_94xx_init()502 cctl = mr32(MVS_CTL); in mvs_94xx_init()509 tmp = mr32(MVS_PCS); in mvs_94xx_init()597 tmp = mr32(MVS_GBL_CTL); in mvs_94xx_interrupt_enable()612 tmp = mr32(MVS_GBL_CTL); in mvs_94xx_interrupt_disable()706 tmp = mr32(MVS_INT_STAT); in mvs_94xx_issue_stop()[all …]
324 (((i) > 31) ? mr32(MVS_STP_REG_SET_1) : \325 mr32(MVS_STP_REG_SET_0))
Completed in 10 milliseconds