Home
last modified time | relevance | path

Searched refs:msg_index (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_dcn401.c520 uint32_t msg_index; in dmub_dcn401_send_reg_inbox0_cmd_msg() local
524 for (msg_index = 0; msg_index < 15; msg_index++) { in dmub_dcn401_send_reg_inbox0_cmd_msg()
525 if (payload_size_bytes <= msg_index * 4) { in dmub_dcn401_send_reg_inbox0_cmd_msg()
529 switch (msg_index) { in dmub_dcn401_send_reg_inbox0_cmd_msg()
531 REG_WRITE(DMCUB_REG_INBOX0_MSG0, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
534 REG_WRITE(DMCUB_REG_INBOX0_MSG1, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
537 REG_WRITE(DMCUB_REG_INBOX0_MSG2, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
540 REG_WRITE(DMCUB_REG_INBOX0_MSG3, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
543 REG_WRITE(DMCUB_REG_INBOX0_MSG4, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
546 REG_WRITE(DMCUB_REG_INBOX0_MSG5, dwords[msg_index + 1]); in dmub_dcn401_send_reg_inbox0_cmd_msg()
[all …]
/drivers/media/dvb-frontends/
A Ddibx000_common.c212 int msg_index; in dibx000_i2c_master_xfer_gpio12() local
216 for (msg_index = 0; msg_index < num; msg_index++) { in dibx000_i2c_master_xfer_gpio12()
217 if (msg[msg_index].flags & I2C_M_RD) { in dibx000_i2c_master_xfer_gpio12()
218 ret = dibx000_master_i2c_read(mst, &msg[msg_index]); in dibx000_i2c_master_xfer_gpio12()
222 ret = dibx000_master_i2c_write(mst, &msg[msg_index], 1); in dibx000_i2c_master_xfer_gpio12()
234 int msg_index; in dibx000_i2c_master_xfer_gpio34() local
238 for (msg_index = 0; msg_index < num; msg_index++) { in dibx000_i2c_master_xfer_gpio34()
239 if (msg[msg_index].flags & I2C_M_RD) { in dibx000_i2c_master_xfer_gpio34()
240 ret = dibx000_master_i2c_read(mst, &msg[msg_index]); in dibx000_i2c_master_xfer_gpio34()
244 ret = dibx000_master_i2c_write(mst, &msg[msg_index], 1); in dibx000_i2c_master_xfer_gpio34()
/drivers/gpu/drm/amd/pm/swsmu/
A Dsmu_cmn.c129 int msg_index, in __smu_cmn_reg_print_error() argument
159 msg_index, param, message); in __smu_cmn_reg_print_error()
164 msg_index, param, message); in __smu_cmn_reg_print_error()
169 msg_index, param, message); in __smu_cmn_reg_print_error()
180 reg_c2pmsg_90, msg_index, param, message); in __smu_cmn_reg_print_error()
187 reg_c2pmsg_90, msg_index, param, message); in __smu_cmn_reg_print_error()
318 uint16_t msg_index, in smu_cmn_send_msg_without_waiting() argument
343 __smu_cmn_send_msg(smu, msg_index, param); in smu_cmn_send_msg_without_waiting()
A Dsmu_cmn.h77 uint16_t msg_index,
/drivers/crypto/ccp/
A Ddbc.c99 switch (user_param->msg_index) { in send_dbc_parameter()
/drivers/net/wireless/ath/ath9k/
A Dar9003_mci.c405 static bool ar9003_mci_is_gpm_valid(struct ath_hw *ah, u32 msg_index) in ar9003_mci_is_gpm_valid() argument
411 if (msg_index == MCI_GPM_INVALID) in ar9003_mci_is_gpm_valid()
414 offset = msg_index << 4; in ar9003_mci_is_gpm_valid()

Completed in 16 milliseconds