Home
last modified time | relevance | path

Searched refs:optc (Results 1 – 25 of 53) sorted by relevance

123

/drivers/gpu/drm/amd/display/dc/optc/dcn10/
A Ddcn10_optc.c71 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_program_global_sync()
97 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_disable_stereo()
112 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_setup_vertical_interrupt0()
123 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_setup_vertical_interrupt1()
133 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_setup_vertical_interrupt2()
177 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_program_timing()
286 optc->funcs->program_global_sync(optc, in optc1_program_timing()
354 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_set_vtg_params()
392 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc1_set_blank_data_double_buffer()
506 optc->funcs->clear_optc_underflow(optc); in optc1_enable_optc_clock()
[all …]
A Ddcn10_optc.h32 container_of(tg, struct optc, base)
648 void dcn10_timing_generator_init(struct optc *optc);
/drivers/gpu/drm/amd/display/dc/inc/hw/
A Doptc.h45 struct optc { struct
78 bool optc1_validate_timing(struct timing_generator *optc,
81 void optc1_program_timing(struct timing_generator *optc,
108 bool optc1_disable_crtc(struct timing_generator *optc);
112 void optc1_get_position(struct timing_generator *optc,
129 void optc1_set_blank(struct timing_generator *optc,
132 bool optc1_is_blanked(struct timing_generator *optc);
143 void optc1_lock(struct timing_generator *optc);
145 void optc1_unlock(struct timing_generator *optc);
149 void optc1_set_drr(struct timing_generator *optc,
[all …]
A Dtiming_generator.h212 struct timing_generator *optc,
216 struct timing_generator *optc,
219 struct timing_generator *optc,
238 bool (*get_otg_active_size)(struct timing_generator *optc,
306 void (*set_dwb_source)(struct timing_generator *optc,
309 void (*get_optc_source)(struct timing_generator *optc,
331 bool (*get_hw_timing)(struct timing_generator *optc,
334 void (*set_vtg_params)(struct timing_generator *optc,
337 void (*set_dsc_config)(struct timing_generator *optc,
341 void (*get_dsc_status)(struct timing_generator *optc,
[all …]
/drivers/gpu/drm/amd/display/dc/optc/dcn30/
A Ddcn30_optc.c47 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_triplebuffer_lock()
67 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_lock_doublebuffer_enable()
104 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_lock_doublebuffer_disable()
121 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_lock()
137 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_set_out_mux()
145 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_program_blank_color()
161 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_set_drr_trigger_window()
171 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_set_vtotal_change_limit()
189 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_set_dsc_config()
198 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_set_odm_bypass()
[all …]
A Ddcn30_optc.h330 void dcn30_timing_generator_init(struct optc *optc1);
334 void optc3_lock(struct timing_generator *optc);
340 void optc3_set_drr_trigger_window(struct timing_generator *optc,
343 void optc3_triplebuffer_lock(struct timing_generator *optc);
345 void optc3_program_blank_color(struct timing_generator *optc,
348 void optc3_set_vtotal_change_limit(struct timing_generator *optc,
351 void optc3_set_dsc_config(struct timing_generator *optc,
358 void optc3_set_odm_bypass(struct timing_generator *optc,
363 void optc3_tg_init(struct timing_generator *optc);
366 bool optc3_get_otg_update_pending(struct timing_generator *optc);
[all …]
/drivers/gpu/drm/amd/display/dc/optc/dcn35/
A Ddcn35_optc.c61 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_set_odm_combine()
114 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_enable_crtc()
140 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_disable_crtc()
172 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_phantom_crtc_post_enable()
184 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_configure_crc()
272 if (!optc || !optc->ctx) in optc35_setup_manual_trigger()
275 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_setup_manual_trigger()
295 optc->funcs->setup_manual_trigger(optc); in optc35_setup_manual_trigger()
306 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc35_set_drr()
326 optc->funcs->set_vtotal_min_max(optc, in optc35_set_drr()
[all …]
A Ddcn35_optc.h77 void dcn35_timing_generator_init(struct optc *optc1);
79 void dcn35_timing_generator_set_fgcg(struct optc *optc1, bool enable);
81 void optc35_set_drr(struct timing_generator *optc, const struct drr_params *params);
/drivers/gpu/drm/amd/display/dc/optc/dcn20/
A Ddcn20_optc.c54 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_enable_crtc()
89 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_gsl()
110 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_gsl_source_select()
137 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_dsc_config()
155 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_get_dsc_status()
164 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_odm_bypass()
184 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_odm_combine()
226 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_get_optc_source()
246 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_set_dwb_source()
381 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc2_triplebuffer_lock()
[all …]
A Ddcn20_optc.h87 void dcn20_timing_generator_init(struct optc *optc);
92 bool optc2_enable_crtc(struct timing_generator *optc);
94 void optc2_set_gsl(struct timing_generator *optc,
97 void optc2_set_gsl_source_select(struct timing_generator *optc,
101 void optc2_set_dsc_config(struct timing_generator *optc,
106 void optc2_get_dsc_status(struct timing_generator *optc,
109 void optc2_set_odm_bypass(struct timing_generator *optc,
115 void optc2_get_optc_source(struct timing_generator *optc,
120 void optc2_triplebuffer_lock(struct timing_generator *optc);
121 void optc2_triplebuffer_unlock(struct timing_generator *optc);
[all …]
/drivers/gpu/drm/amd/display/dc/optc/dcn401/
A Ddcn401_optc.c107 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_set_odm_combine()
167 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_set_h_timing_div_manual_mode()
182 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_enable_crtc()
208 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_disable_crtc()
239 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_phantom_crtc_post_enable()
250 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_disable_phantom_otg()
265 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_set_odm_bypass()
288 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_setup_manual_trigger()
313 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_set_drr()
370 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc401_set_out_mux()
[all …]
A Ddcn401_optc.h169 void dcn401_timing_generator_init(struct optc *optc1);
172 struct timing_generator *optc,
175 void optc401_setup_manual_trigger(struct timing_generator *optc);
177 struct timing_generator *optc,
183 bool optc401_enable_crtc(struct timing_generator *optc);
184 bool optc401_disable_crtc(struct timing_generator *optc);
185 void optc401_phantom_crtc_post_enable(struct timing_generator *optc);
186 void optc401_disable_phantom_otg(struct timing_generator *optc);
187 void optc401_set_odm_bypass(struct timing_generator *optc,
189 void optc401_set_odm_combine(struct timing_generator *optc, int *opp_id,
[all …]
/drivers/gpu/drm/amd/display/dc/optc/dcn32/
A Ddcn32_optc.c48 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_set_odm_combine()
133 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_set_h_timing_div_manual_mode()
147 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_enable_crtc()
173 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_disable_crtc()
204 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_phantom_crtc_post_enable()
215 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_disable_phantom_otg()
230 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_set_odm_bypass()
252 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc32_setup_manual_trigger()
253 struct dc *dc = optc->ctx->dc; in optc32_setup_manual_trigger()
273 struct timing_generator *optc, in optc32_set_drr() argument
[all …]
A Ddcn32_optc.h187 void dcn32_timing_generator_init(struct optc *optc1);
188 void optc32_set_h_timing_div_manual_mode(struct timing_generator *optc, bool manual_mode);
190 void optc32_set_odm_bypass(struct timing_generator *optc,
/drivers/gpu/drm/amd/display/dc/optc/dcn31/
A Ddcn31_optc.c46 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc31_set_odm_combine()
97 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc31_enable_crtc()
101 OPTC_SEG0_SRC_SEL, optc->inst); in optc31_enable_crtc()
123 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc31_disable_crtc()
157 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc31_immediate_disable_crtc()
180 struct timing_generator *optc, in optc31_set_drr() argument
183 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc31_set_drr()
216 optc->funcs->setup_manual_trigger(optc); in optc31_set_drr()
224 optc->funcs->set_vtotal_min_max(optc, 0, 0); in optc31_set_drr()
230 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc3_init_odm()
[all …]
A Ddcn31_optc.h266 void dcn31_timing_generator_init(struct optc *optc1);
268 bool optc31_immediate_disable_crtc(struct timing_generator *optc);
270 void optc31_set_drr(struct timing_generator *optc, const struct drr_params *params);
272 void optc3_init_odm(struct timing_generator *optc);
274 void optc31_read_otg_state(struct timing_generator *optc,
/drivers/gpu/drm/amd/display/dc/optc/dcn314/
A Ddcn314_optc.c53 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_set_odm_combine()
105 static bool optc314_enable_crtc(struct timing_generator *optc) in optc314_enable_crtc() argument
107 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_enable_crtc()
111 OPTC_SEG0_SRC_SEL, optc->inst); in optc314_enable_crtc()
131 static bool optc314_disable_crtc(struct timing_generator *optc) in optc314_disable_crtc() argument
133 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_disable_crtc()
154 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_phantom_crtc_post_enable()
166 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_set_odm_bypass()
171 OPTC_SEG0_SRC_SEL, optc->inst, in optc314_set_odm_bypass()
188 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc314_set_h_timing_div_manual_mode()
[all …]
/drivers/gpu/drm/amd/display/dc/optc/dcn301/
A Ddcn301_optc.c53 struct timing_generator *optc, in optc301_set_drr() argument
56 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc301_set_drr()
74 …optc->funcs->set_vtotal_min_max(optc, params->vertical_total_min - 1, params->vertical_total_max -… in optc301_set_drr()
83 optc->funcs->setup_manual_trigger(optc); in optc301_set_drr()
92 optc->funcs->set_vtotal_min_max(optc, 0, 0); in optc301_set_drr()
97 void optc301_setup_manual_trigger(struct timing_generator *optc) in optc301_setup_manual_trigger() argument
99 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc301_setup_manual_trigger()
103 OTG_TRIGA_SOURCE_PIPE_SELECT, optc->inst, in optc301_setup_manual_trigger()
178 void dcn301_timing_generator_init(struct optc *optc1) in dcn301_timing_generator_init()
A Ddcn301_optc.h32 void dcn301_timing_generator_init(struct optc *optc1);
33 void optc301_setup_manual_trigger(struct timing_generator *optc);
34 void optc301_set_drr(struct timing_generator *optc, const struct drr_params *params);
/drivers/gpu/drm/amd/display/dc/optc/dcn201/
A Ddcn201_optc.c41 static void optc201_triplebuffer_lock(struct timing_generator *optc) in optc201_triplebuffer_lock() argument
43 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_triplebuffer_lock()
46 OTG_MASTER_UPDATE_LOCK_SEL, optc->inst); in optc201_triplebuffer_lock()
57 static void optc201_triplebuffer_unlock(struct timing_generator *optc) in optc201_triplebuffer_unlock() argument
59 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_triplebuffer_unlock()
69 struct timing_generator *optc, in optc201_validate_timing() argument
75 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_validate_timing()
119 static void optc201_get_optc_source(struct timing_generator *optc, in optc201_get_optc_source() argument
124 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_get_optc_source()
186 void dcn201_timing_generator_init(struct optc *optc1) in dcn201_timing_generator_init()
A Ddcn201_optc.h70 void dcn201_timing_generator_init(struct optc *optc);
/drivers/gpu/drm/amd/display/dc/optc/
A DMakefile33 AMD_DAL_OPTC_DCN10 = $(addprefix $(AMDDALPATH)/dc/optc/dcn10/,$(OPTC_DCN10))
41 AMD_DAL_OPTC_DCN20 = $(addprefix $(AMDDALPATH)/dc/optc/dcn20/,$(OPTC_DCN20))
49 AMD_DAL_OPTC_DCN201 = $(addprefix $(AMDDALPATH)/dc/optc/dcn201/,$(OPTC_DCN201))
61 AMD_DAL_OPTC_DCN30 = $(addprefix $(AMDDALPATH)/dc/optc/dcn30/,$(OPTC_DCN30))
69 AMD_DAL_OPTC_DCN301 = $(addprefix $(AMDDALPATH)/dc/optc/dcn301/,$(OPTC_DCN301))
77 AMD_DAL_OPTC_DCN31 = $(addprefix $(AMDDALPATH)/dc/optc/dcn31/,$(OPTC_DCN31))
85 AMD_DAL_OPTC_DCN314 = $(addprefix $(AMDDALPATH)/dc/optc/dcn314/,$(OPTC_DCN314))
93 AMD_DAL_OPTC_DCN32 = $(addprefix $(AMDDALPATH)/dc/optc/dcn32/,$(OPTC_DCN32))
101 AMD_DAL_OPTC_DCN35 = $(addprefix $(AMDDALPATH)/dc/optc/dcn35/,$(OPTC_DCN35))
110 AMD_DAL_OPTC_DCN401 = $(addprefix $(AMDDALPATH)/dc/optc/dcn401/,$(OPTC_DCN401))
/drivers/gpu/drm/amd/display/dc/
A Ddc_trace.h43 #define TRACE_OPTC_LOCK_UNLOCK_STATE(optc, inst, lock) \ argument
44 trace_dcn_optc_lock_unlock_state(optc, inst, lock, __func__, __LINE__)
A DMakefile25 DC_LIBS = basics bios dml clk_mgr dce gpio hwss irq link virtual dsc resource optc dpp hubbub dccg …
/drivers/gpu/drm/amd/display/
A DMakefile35 subdir-ccflags-y += -I$(FULL_AMD_DISPLAY_PATH)/dc/optc

Completed in 44 milliseconds

123