| /drivers/net/ethernet/marvell/mvpp2/ |
| A D | mvpp2_prs.c | 58 memset(pe, 0, sizeof(*pe)); in __mvpp2_prs_init_from_hw() 428 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_drop_fc() 463 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_mac_drop_all_set() 513 memset(&pe, 0, sizeof(pe)); in __mvpp2_prs_mac_promisc_set() 572 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_dsa_tag_set() 643 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_dsa_tag_ethertype_set() 736 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_vlan_add() 854 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_double_vlan_add() 937 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_ip4_proto() 1002 memset(&pe, 0, sizeof(pe)); in mvpp2_prs_ip4_cast() [all …]
|
| A D | mvpp2_debugfs.c | 248 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_port_vid_show() local 255 mvpp2_prs_init_from_hw(priv, &pe, tid); in mvpp2_dbgfs_port_vid_show() 282 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_port_parser_show() local 303 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_filter_show() local 316 mvpp2_prs_init_from_hw(priv, &pe, tid); in mvpp2_dbgfs_filter_show() 352 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_prs_pmap_show() local 357 pmap = mvpp2_prs_tcam_port_map_get(&pe); in mvpp2_dbgfs_prs_pmap_show() 370 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_prs_ai_show() local 388 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_prs_hdata_show() local 407 struct mvpp2_prs_entry pe; in mvpp2_dbgfs_prs_sram_show() local [all …]
|
| /drivers/iommu/intel/ |
| A D | pasid.h | 89 WRITE_ONCE(pe->val[0], 0); in pasid_clear_entry() 90 WRITE_ONCE(pe->val[1], 0); in pasid_clear_entry() 91 WRITE_ONCE(pe->val[2], 0); in pasid_clear_entry() 92 WRITE_ONCE(pe->val[3], 0); in pasid_clear_entry() 93 WRITE_ONCE(pe->val[4], 0); in pasid_clear_entry() 94 WRITE_ONCE(pe->val[5], 0); in pasid_clear_entry() 95 WRITE_ONCE(pe->val[6], 0); in pasid_clear_entry() 96 WRITE_ONCE(pe->val[7], 0); in pasid_clear_entry() 102 WRITE_ONCE(pe->val[1], 0); in pasid_clear_entry_with_fpd() 103 WRITE_ONCE(pe->val[2], 0); in pasid_clear_entry_with_fpd() [all …]
|
| /drivers/gpu/drm/imx/dc/ |
| A D | dc-pe.c | 23 struct dc_pe *pe; in dc_pe_bind() local 26 pe = devm_kzalloc(dev, sizeof(*pe), GFP_KERNEL); in dc_pe_bind() 27 if (!pe) in dc_pe_bind() 31 if (IS_ERR(pe->clk_axi)) in dc_pe_bind() 35 pe->dev = dev; in dc_pe_bind() 37 dev_set_drvdata(dev, pe); in dc_pe_bind() 43 dc_drm->pe = pe; in dc_pe_bind() 56 struct dc_pe *pe = dc_drm->pe; in dc_pe_post_bind() local 70 pe->lb[i] = dc_drm->lb[i]; in dc_pe_post_bind() 131 pe->fu_disp[i]->ops.init(pe->fu_disp[i]); in dc_pe_runtime_resume() [all …]
|
| /drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_pmu.c | 247 target_cntr = pe->adev->df.funcs->pmc_start(pe->adev, in amdgpu_perf_start() 256 pe->adev->df.funcs->pmc_start(pe->adev, hwc->config, in amdgpu_perf_start() 284 pe->adev->df.funcs->pmc_get_count(pe->adev, in amdgpu_perf_read() 314 pe->adev->df.funcs->pmc_stop(pe->adev, hwc->config, hwc->idx, in amdgpu_perf_stop() 360 target_cntr = pe->adev->df.funcs->pmc_start(pe->adev, in amdgpu_perf_add() 398 pe->adev->df.funcs->pmc_stop(pe->adev, hwc->config, hwc->idx, in amdgpu_perf_del() 582 if (pe->adev != adev) in amdgpu_pmu_fini() 584 list_del(&pe->entry); in amdgpu_pmu_fini() 588 kfree(pe->fmt_attr); in amdgpu_pmu_fini() 590 kfree(pe->evt_attr); in amdgpu_pmu_fini() [all …]
|
| A D | amdgpu_vm_sdma.c | 158 struct amdgpu_bo *bo, uint64_t pe, in amdgpu_vm_sdma_copy_ptes() argument 166 pe += amdgpu_bo_gpu_offset_no_check(bo); in amdgpu_vm_sdma_copy_ptes() 169 amdgpu_vm_copy_pte(p->adev, ib, pe, src, count); in amdgpu_vm_sdma_copy_ptes() 187 struct amdgpu_bo *bo, uint64_t pe, in amdgpu_vm_sdma_set_ptes() argument 193 pe += amdgpu_bo_gpu_offset_no_check(bo); in amdgpu_vm_sdma_set_ptes() 196 amdgpu_vm_write_pte(p->adev, ib, pe, addr | flags, in amdgpu_vm_sdma_set_ptes() 199 amdgpu_vm_set_pte_pde(p->adev, ib, pe, addr, in amdgpu_vm_sdma_set_ptes() 219 struct amdgpu_bo_vm *vmbo, uint64_t pe, in amdgpu_vm_sdma_update() argument 259 amdgpu_vm_sdma_set_ptes(p, bo, pe, addr, count, in amdgpu_vm_sdma_update() 280 amdgpu_vm_sdma_copy_ptes(p, bo, pe, nptes); in amdgpu_vm_sdma_update() [all …]
|
| A D | amdgpu_vm_cpu.c | 70 struct amdgpu_bo_vm *vmbo, uint64_t pe, in amdgpu_vm_cpu_update() argument 83 pe += (unsigned long)amdgpu_bo_kptr(&vmbo->bo); in amdgpu_vm_cpu_update() 85 trace_amdgpu_vm_set_ptes(pe, addr, count, incr, flags, p->immediate); in amdgpu_vm_cpu_update() 91 amdgpu_gmc_set_pte_pde(p->adev, (void *)(uintptr_t)pe, in amdgpu_vm_cpu_update()
|
| A D | amdgpu_vm.h | 224 uint64_t pe, uint64_t src, 228 void (*write_pte)(struct amdgpu_ib *ib, uint64_t pe, 233 uint64_t pe, 313 struct amdgpu_bo_vm *bo, uint64_t pe, uint64_t addr, 475 #define amdgpu_vm_copy_pte(adev, ib, pe, src, count) ((adev)->vm_manager.vm_pte_funcs->copy_pte((ib… argument 476 #define amdgpu_vm_write_pte(adev, ib, pe, value, count, incr) ((adev)->vm_manager.vm_pte_funcs->wri… argument 477 …e amdgpu_vm_set_pte_pde(adev, ib, pe, addr, count, incr, flags) ((adev)->vm_manager.vm_pte_funcs->… argument
|
| A D | amdgpu_trace.h | 366 TP_PROTO(uint64_t pe, uint64_t addr, unsigned count, 368 TP_ARGS(pe, addr, count, incr, flags, immediate), 370 __field(u64, pe) 379 __entry->pe = pe; 387 "immediate=%d", __entry->pe, __entry->addr, __entry->incr, 392 TP_PROTO(uint64_t pe, uint64_t src, unsigned count, bool immediate), 393 TP_ARGS(pe, src, count, immediate), 395 __field(u64, pe) 402 __entry->pe = pe; 408 __entry->pe, __entry->src, __entry->count,
|
| /drivers/net/wireless/ath/ath9k/ |
| A D | dfs.c | 202 struct pulse_event *pe) in ath9k_postprocess_radar_event() argument 267 pe->rssi = rssi; in ath9k_postprocess_radar_event() 280 if (!pd->add_pulse(pd, pe, NULL)) in ath9k_dfs_process_radar_pulse() 295 struct pulse_event pe; in ath9k_dfs_process_phyerr() local 331 pe.freq = ah->curchan->channel; in ath9k_dfs_process_phyerr() 332 pe.ts = mactime; in ath9k_dfs_process_phyerr() 336 if (pe.width > MIN_CHIRP_PULSE_WIDTH && in ath9k_dfs_process_phyerr() 343 pe.chirp = false; in ath9k_dfs_process_phyerr() 349 ard.pulse_bw_info, pe.freq, pe.ts, pe.width, pe.rssi, in ath9k_dfs_process_phyerr() 350 pe.ts - sc->dfs_prev_pulse_ts); in ath9k_dfs_process_phyerr() [all …]
|
| /drivers/tty/vt/ |
| A D | selection.c | 253 int pe) in vc_do_selection() argument 261 new_sel_end = pe; in vc_do_selection() 275 for (new_sel_end = pe; ; pe += 2) { in vc_do_selection() 279 new_sel_end = pe; in vc_do_selection() 280 if (!((pe + 2) % vc->vc_size_row)) in vc_do_selection() 290 highlight_pointer(pe); in vc_do_selection() 303 for (pe = new_sel_end + 2; ; pe += 2) in vc_do_selection() 305 atedge(pe, vc->vc_size_row)) in vc_do_selection() 308 new_sel_end = pe; in vc_do_selection() 342 int ps, pe; in vc_selection() local [all …]
|
| /drivers/md/ |
| A D | dm-snap.c | 748 pe->snap = s; in alloc_pending_exception() 750 return pe; in alloc_pending_exception() 1673 *e = pe->e; in pending_complete() 1881 return pe; in __insert_pending_exception() 2033 if (!pe) { in snapshot_map() 2045 pe = __find_pending_exception(s, pe, chunk); in snapshot_map() 2046 if (!pe) { in snapshot_map() 2474 if (!pe) { in __origin_write() 2497 pe = __insert_pending_exception(snap, pe, chunk); in __origin_write() 2498 if (!pe) { in __origin_write() [all …]
|
| /drivers/misc/ocxl/ |
| A D | link.c | 71 u64 pe; member 115 *pe = reg & SPA_PE_MASK; in read_irq() 203 pe = spa->spa_mem + pe_handle; in xsl_fault_handler() 204 pid = be32_to_cpu(pe->pid); in xsl_fault_handler() 557 if (pe->software_state) { in ocxl_link_add_pe() 577 pe->bdf = cpu_to_be16(bdf); in ocxl_link_add_pe() 579 pe->pid = cpu_to_be32(pidr); in ocxl_link_add_pe() 580 pe->tid = cpu_to_be32(tidr); in ocxl_link_add_pe() 581 pe->amr = cpu_to_be64(amr); in ocxl_link_add_pe() 646 pe->tid = cpu_to_be32(tid); in ocxl_link_update_pe() [all …]
|
| A D | trace.h | 135 TP_PROTO(void *spa, u64 pe, u64 dsisr, u64 dar, u64 tfc), 136 TP_ARGS(spa, pe, dsisr, dar, tfc), 140 __field(u64, pe) 148 __entry->pe = pe; 156 __entry->pe, 164 TP_PROTO(void *spa, u64 pe, u64 dsisr, u64 dar, u64 tfc), 165 TP_ARGS(spa, pe, dsisr, dar, tfc) 169 TP_PROTO(void *spa, u64 pe, u64 dsisr, u64 dar, u64 tfc), 170 TP_ARGS(spa, pe, dsisr, dar, tfc)
|
| /drivers/gpu/drm/radeon/ |
| A D | si_dma.c | 70 uint64_t pe, uint64_t src, in si_dma_vm_copy_pages() argument 80 ib->ptr[ib->length_dw++] = lower_32_bits(pe); in si_dma_vm_copy_pages() 82 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff; in si_dma_vm_copy_pages() 85 pe += bytes; in si_dma_vm_copy_pages() 106 uint64_t pe, in si_dma_vm_write_pages() argument 120 ib->ptr[ib->length_dw++] = pe; in si_dma_vm_write_pages() 121 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff; in si_dma_vm_write_pages() 122 for (; ndw > 0; ndw -= 2, --count, pe += 8) { in si_dma_vm_write_pages() 153 uint64_t pe, in si_dma_vm_set_pages() argument 172 ib->ptr[ib->length_dw++] = pe; /* dst addr */ in si_dma_vm_set_pages() [all …]
|
| A D | ni_dma.c | 316 uint64_t pe, uint64_t src, in cayman_dma_vm_copy_pages() argument 328 ib->ptr[ib->length_dw++] = lower_32_bits(pe); in cayman_dma_vm_copy_pages() 330 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff; in cayman_dma_vm_copy_pages() 333 pe += ndw * 4; in cayman_dma_vm_copy_pages() 354 uint64_t pe, in cayman_dma_vm_write_pages() argument 369 ib->ptr[ib->length_dw++] = pe; in cayman_dma_vm_write_pages() 370 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff; in cayman_dma_vm_write_pages() 371 for (; ndw > 0; ndw -= 2, --count, pe += 8) { in cayman_dma_vm_write_pages() 402 uint64_t pe, in cayman_dma_vm_set_pages() argument 421 ib->ptr[ib->length_dw++] = pe; /* dst addr */ in cayman_dma_vm_set_pages() [all …]
|
| A D | radeon_trace.h | 84 TP_PROTO(uint64_t pe, uint64_t addr, unsigned count, 86 TP_ARGS(pe, addr, count, incr, flags), 88 __field(u64, pe) 96 __entry->pe = pe; 103 __entry->pe, __entry->addr, __entry->incr,
|
| A D | cik_sdma.c | 804 uint64_t pe, uint64_t src, in cik_sdma_vm_copy_pages() argument 818 ib->ptr[ib->length_dw++] = lower_32_bits(pe); in cik_sdma_vm_copy_pages() 819 ib->ptr[ib->length_dw++] = upper_32_bits(pe); in cik_sdma_vm_copy_pages() 821 pe += bytes; in cik_sdma_vm_copy_pages() 842 uint64_t pe, in cik_sdma_vm_write_pages() argument 857 ib->ptr[ib->length_dw++] = pe; in cik_sdma_vm_write_pages() 858 ib->ptr[ib->length_dw++] = upper_32_bits(pe); in cik_sdma_vm_write_pages() 860 for (; ndw > 0; ndw -= 2, --count, pe += 8) { in cik_sdma_vm_write_pages() 891 uint64_t pe, in cik_sdma_vm_set_pages() argument 910 ib->ptr[ib->length_dw++] = pe; /* dst addr */ in cik_sdma_vm_set_pages() [all …]
|
| /drivers/crypto/inside-secure/ |
| A D | safexcel.c | 271 int pe, i; in eip197_init_firmware() local 274 for (pe = 0; pe < priv->config.pes; pe++) { in eip197_init_firmware() 344 int pe, pollcnt; in poll_fw_ready() local 352 for (pe = 0; pe < priv->config.pes; pe++) { in poll_fw_ready() 362 fpp, pe); in poll_fw_ready() 372 int pe; in eip197_start_firmware() local 375 for (pe = 0; pe < priv->config.pes; pe++) { in eip197_start_firmware() 416 int i, j, ret = 0, pe; in eip197_load_firmwares() local 452 for (pe = 0; pe < priv->config.pes; pe++) in eip197_load_firmwares() 626 for (pe = 0; pe < priv->config.pes; pe++) { in safexcel_hw_init() [all …]
|
| /drivers/clk/st/ |
| A D | clkgen-fsyn.c | 36 unsigned long pe; member 525 u32 pe; member 555 CLKGEN_WRITE(fs, pe[fs->chan], fs->pe); in quadfs_fsynth_program_rate() 664 fs_tmp.pe = (unsigned long)*p; in clk_fs660c32_get_pe() 674 fs->pe = (unsigned long)*p; in clk_fs660c32_get_pe() 723 if (fs->pe > 2) in clk_fs660c32_dig_get_params() 724 p2 = fs->pe - 2; in clk_fs660c32_dig_get_params() 737 fs->pe = (unsigned long)p2; in clk_fs660c32_dig_get_params() 753 params->pe = CLKGEN_READ(fs, pe[fs->chan]); in quadfs_fsynt_get_hw_value_for_recalc() 768 fs->pe = params->pe; in quadfs_fsynt_get_hw_value_for_recalc() [all …]
|
| /drivers/hwtracing/stm/ |
| A D | core.c | 391 return pe; in __stm_lookup_protocol() 409 pe = kzalloc(sizeof(*pe), GFP_KERNEL); in stm_register_protocol() 410 if (!pe) in stm_register_protocol() 415 if (!pe->node_type) in stm_register_protocol() 420 pe->pdrv = pdrv; in stm_register_protocol() 427 kfree(pe); in stm_register_protocol() 441 list_del(&pe->entry); in stm_unregister_protocol() 443 if (pe->node_type) { in stm_unregister_protocol() 447 kfree(pe); in stm_unregister_protocol() 475 if (pe && pe->pdrv && stm_get_protocol(pe->pdrv)) { in stm_lookup_protocol() [all …]
|
| /drivers/nvme/target/ |
| A D | fc.c | 1262 tgtport->pe = pe; in nvmet_fc_portentry_bind() 1282 pe->tgtport->pe = NULL; in nvmet_fc_portentry_unbind() 1300 pe = tgtport->pe; in nvmet_fc_portentry_unbind_tgt() 1301 if (pe) { in nvmet_fc_portentry_unbind_tgt() 1331 tgtport->pe = pe; in nvmet_fc_portentry_rebind_tgt() 2890 pe = kzalloc(sizeof(*pe), GFP_KERNEL); in nvmet_fc_add_port() 2891 if (!pe) in nvmet_fc_add_port() 2916 kfree(pe); in nvmet_fc_add_port() 2929 if (pe->tgtport && nvmet_fc_tgtport_get(pe->tgtport)) in nvmet_fc_remove_port() 2941 kfree(pe); in nvmet_fc_remove_port() [all …]
|
| /drivers/pci/hotplug/ |
| A D | rpaphp_pci.c | 77 struct eeh_pe *pe; in __rpaphp_get_sensor_state() local 92 pe = eeh_dev_to_pe(pdn->edev); in __rpaphp_get_sensor_state() 93 if (pe && (pe->state & EEH_PE_RECOVERING)) { in __rpaphp_get_sensor_state()
|
| A D | pnv_php.c | 916 struct eeh_pe *pe; in pnv_php_detect_clear_suprise_removal_freeze() local 928 pe = edev ? edev->pe : NULL; in pnv_php_detect_clear_suprise_removal_freeze() 929 rc = eeh_pe_get_state(pe); in pnv_php_detect_clear_suprise_removal_freeze() 939 pe->addr); in pnv_php_detect_clear_suprise_removal_freeze() 941 if (!eeh_unfreeze_pe(pe)) in pnv_php_detect_clear_suprise_removal_freeze() 947 pe->addr); in pnv_php_detect_clear_suprise_removal_freeze() 951 pe->addr); in pnv_php_detect_clear_suprise_removal_freeze() 977 struct eeh_pe *pe; in pnv_php_interrupt() local 1018 pe = edev ? edev->pe : NULL; in pnv_php_interrupt() 1019 if (pe) { in pnv_php_interrupt() [all …]
|
| /drivers/gpu/drm/nouveau/nvkm/subdev/bios/ |
| A D | dp.c | 182 info->pe = nvbios_rd08(bios, data + 0x03); in nvbios_dpcfg_parse() 190 info->pe = nvbios_rd08(bios, data + 0x02); in nvbios_dpcfg_parse() 195 info->pe = nvbios_rd08(bios, data + 0x01); in nvbios_dpcfg_parse() 207 nvbios_dpcfg_match(struct nvkm_bios *bios, u16 outp, u8 pc, u8 vs, u8 pe, in nvbios_dpcfg_match() argument 216 idx = (pc * 10) + vsoff[vs] + pe; in nvbios_dpcfg_match() 226 nvbios_rd08(bios, data + 0x01) == pe) in nvbios_dpcfg_match()
|