Home
last modified time | relevance | path

Searched refs:per_plane_pipe_mcache_regs (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_top/
A Ddml2_top_soc15.c633 per_plane_pipe_mcache_regs->main.p0.mcache_id_first = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
634 per_plane_pipe_mcache_regs->main.p0.mcache_id_second = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
635 per_plane_pipe_mcache_regs->main.p0.split_location = SPLIT_LOCATION_UNDEFINED; in reset_mcache_allocations()
637 per_plane_pipe_mcache_regs->mall.p0.mcache_id_first = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
638 per_plane_pipe_mcache_regs->mall.p0.mcache_id_second = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
639 per_plane_pipe_mcache_regs->mall.p0.split_location = SPLIT_LOCATION_UNDEFINED; in reset_mcache_allocations()
641 per_plane_pipe_mcache_regs->main.p1.mcache_id_first = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
642 per_plane_pipe_mcache_regs->main.p1.mcache_id_second = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
643 per_plane_pipe_mcache_regs->main.p1.split_location = SPLIT_LOCATION_UNDEFINED; in reset_mcache_allocations()
645 per_plane_pipe_mcache_regs->mall.p1.mcache_id_first = MCACHE_ID_UNASSIGNED; in reset_mcache_allocations()
[all …]
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_wrapper.c391 if (l->build_mcache_programming_params.per_plane_pipe_mcache_regs[dml_prog_idx][dc_pipe_index]) { in dml21_prepare_mcache_programming()
393 l->build_mcache_programming_params.per_plane_pipe_mcache_regs[dml_prog_idx][dc_pipe_index], in dml21_prepare_mcache_programming()
405 …if (l->build_mcache_programming_params.per_plane_pipe_mcache_regs[dml_phantom_prog_idx][dc_pipe_in… in dml21_prepare_mcache_programming()
407 …l->build_mcache_programming_params.per_plane_pipe_mcache_regs[dml_phantom_prog_idx][dc_pipe_index], in dml21_prepare_mcache_programming()
/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
A Ddml_top_types.h721 struct dml2_hubp_pipe_mcache_regs *per_plane_pipe_mcache_regs[DML2_MAX_PLANES][DML2_MAX_DCN_PIPES]; member

Completed in 19 milliseconds