Home
last modified time | relevance | path

Searched refs:pgsize_bitmap (Results 1 – 25 of 46) sorted by relevance

12

/drivers/iommu/iommufd/
A Dvfio_compat.c354 unsigned long pgsize_bitmap = ULONG_MAX; in iommufd_get_pagesizes() local
360 pgsize_bitmap &= domain->pgsize_bitmap; in iommufd_get_pagesizes()
363 if (pgsize_bitmap & ~PAGE_MASK) { in iommufd_get_pagesizes()
364 pgsize_bitmap &= PAGE_MASK; in iommufd_get_pagesizes()
365 pgsize_bitmap |= PAGE_SIZE; in iommufd_get_pagesizes()
367 pgsize_bitmap = max(pgsize_bitmap, ioas->iopt.iova_alignment); in iommufd_get_pagesizes()
369 return pgsize_bitmap; in iommufd_get_pagesizes()
/drivers/iommu/
A Dio-pgtable-arm.c887 if (cfg->pgsize_bitmap & PAGE_SIZE) in arm_lpae_restrict_pgsizes()
889 else if (cfg->pgsize_bitmap & ~PAGE_MASK) in arm_lpae_restrict_pgsizes()
891 else if (cfg->pgsize_bitmap & PAGE_MASK) in arm_lpae_restrict_pgsizes()
913 cfg->pgsize_bitmap &= page_sizes; in arm_lpae_restrict_pgsizes()
939 pg_shift = __ffs(cfg->pgsize_bitmap); in arm_lpae_alloc_pgtable()
1168 cfg->pgsize_bitmap &= (SZ_4K | SZ_2M | SZ_1G); in arm_32_lpae_alloc_pgtable_s1()
1178 cfg->pgsize_bitmap &= (SZ_4K | SZ_2M | SZ_1G); in arm_32_lpae_alloc_pgtable_s2()
1284 WARN_ON(!(size & cfg_cookie->pgsize_bitmap)); in dummy_tlb_flush()
1306 cfg->pgsize_bitmap, cfg->ias); in arm_lpae_dump_ops()
1403 size = 1UL << __fls(cfg->pgsize_bitmap); in arm_lpae_run_tests()
[all …]
A Dio-pgtable-dart.c117 size_t sz = data->iop.cfg.pgsize_bitmap; in dart_init_pte()
234 if (WARN_ON(pgsize != cfg->pgsize_bitmap)) in dart_map_pages()
293 if (WARN_ON(pgsize != cfg->pgsize_bitmap || !pgcount)) in dart_unmap_pages()
344 iova &= (data->iop.cfg.pgsize_bitmap - 1); in dart_iova_to_phys()
358 pg_shift = __ffs(cfg->pgsize_bitmap); in dart_alloc_pgtable()
398 if (!(cfg->pgsize_bitmap == SZ_4K || cfg->pgsize_bitmap == SZ_16K)) in apple_dart_alloc_pgtable()
A Dvirtio-iommu.c48 u64 pgsize_bitmap; member
406 unsigned long granule = 1UL << __ffs(vdomain->domain.pgsize_bitmap); in viommu_domain_map_identity()
665 viommu_page_size = 1UL << __ffs(viommu->pgsize_bitmap); in viommu_domain_alloc_paging()
689 vdomain->domain.pgsize_bitmap = viommu->pgsize_bitmap; in viommu_domain_alloc_paging()
1174 &viommu->pgsize_bitmap); in viommu_probe()
1176 if (!viommu->pgsize_bitmap) { in viommu_probe()
1238 dev_info(dev, "page mask: %#llx\n", viommu->pgsize_bitmap); in viommu_probe()
A Dio-pgtable-arm-v7s.c726 cfg->pgsize_bitmap &= SZ_4K | SZ_64K | SZ_1M | SZ_16M; in arm_v7s_alloc_pgtable()
789 WARN_ON(!(size & cfg_cookie->pgsize_bitmap)); in dummy_tlb_flush()
820 .pgsize_bitmap = SZ_4K | SZ_64K | SZ_1M | SZ_16M, in arm_v7s_do_selftests()
853 for_each_set_bit(i, &cfg.pgsize_bitmap, BITS_PER_LONG) { in arm_v7s_do_selftests()
875 for_each_set_bit(i, &cfg.pgsize_bitmap, BITS_PER_LONG) { in arm_v7s_do_selftests()
A Dmsm_iommu.c315 priv->domain.pgsize_bitmap = MSM_IOMMU_PGSIZES; in msm_iommu_domain_alloc_paging()
344 .pgsize_bitmap = priv->domain.pgsize_bitmap, in msm_iommu_domain_config()
A Dipmmu-vmsa.c433 domain->cfg.pgsize_bitmap = domain->io_domain.pgsize_bitmap; in ipmmu_domain_init_context()
574 domain->io_domain.pgsize_bitmap = SZ_1G | SZ_2M | SZ_4K; in ipmmu_domain_alloc_paging()
A Diommu.c1139 pg_size = domain->pgsize_bitmap ? 1UL << __ffs(domain->pgsize_bitmap) : 0; in iommu_create_device_direct_mappings()
2413 pgsizes = domain->pgsize_bitmap & GENMASK(__fls(size), 0); in iommu_pgsize()
2429 pgsizes = domain->pgsize_bitmap & ~GENMASK(pgsize_idx, 0); in iommu_pgsize()
2474 if (WARN_ON(!ops->map_pages || domain->pgsize_bitmap == 0UL)) in iommu_map_nosync()
2483 min_pagesz = 1 << __ffs(domain->pgsize_bitmap); in iommu_map_nosync()
2567 if (WARN_ON(!ops->unmap_pages || domain->pgsize_bitmap == 0UL)) in __iommu_unmap()
2571 min_pagesz = 1 << __ffs(domain->pgsize_bitmap); in __iommu_unmap()
A Dmtk_iommu.c651 dom->domain.pgsize_bitmap = share_dom->domain.pgsize_bitmap; in mtk_iommu_domain_finalise()
659 .pgsize_bitmap = dom->domain.pgsize_bitmap, in mtk_iommu_domain_finalise()
697 dom->domain.pgsize_bitmap = SZ_4K | SZ_64K | SZ_1M | SZ_16M; in mtk_iommu_domain_alloc_paging()
A Dapple-dart.c600 .pgsize_bitmap = dart->pgsize, in apple_dart_finalize_domain()
614 dart_domain->domain.pgsize_bitmap = pgtbl_cfg.pgsize_bitmap; in apple_dart_finalize_domain()
/drivers/gpu/drm/nouveau/nvkm/engine/device/
A Dtegra.c105 unsigned long pgsize_bitmap; in nvkm_device_tegra_probe_iommu() local
132 pgsize_bitmap = tdev->iommu.domain->pgsize_bitmap; in nvkm_device_tegra_probe_iommu()
133 if (pgsize_bitmap & PAGE_SIZE) { in nvkm_device_tegra_probe_iommu()
136 tdev->iommu.pgshift = fls(pgsize_bitmap & ~PAGE_MASK); in nvkm_device_tegra_probe_iommu()
/drivers/gpu/drm/msm/
A Dmsm_iommu.c31 unsigned long pgsize_bitmap; /* Bitmap of page sizes in use */ member
54 pgsizes = pagetable->pgsize_bitmap & GENMASK(__fls(size), 0); in calc_pgsize()
70 pgsizes = pagetable->pgsize_bitmap & ~GENMASK(pgsize_idx, 0); in calc_pgsize()
488 pg_shift = __ffs(cfg->pgsize_bitmap); in get_tblsz()
554 WARN_ON(!(ttbr0_cfg.pgsize_bitmap & PAGE_SIZE)); in msm_iommu_pagetable_create()
555 ttbr0_cfg.pgsize_bitmap = PAGE_SIZE; in msm_iommu_pagetable_create()
602 pagetable->pgsize_bitmap = ttbr0_cfg.pgsize_bitmap; in msm_iommu_pagetable_create()
/drivers/gpu/drm/arm/
A Dmalidp_planes.c309 return mmu_dom->pgsize_bitmap; in malidp_get_pgsize_bitmap()
424 (struct malidp_plane_state *ms, u32 *pgsize_bitmap) in malidp_mmu_prefetch_select_mode() argument
429 pgsizes = *pgsize_bitmap & MALIDP_MMU_PREFETCH_FULL_PGSIZES; in malidp_mmu_prefetch_select_mode()
435 *pgsize_bitmap = largest_pgsize; in malidp_mmu_prefetch_select_mode()
443 pgsizes = *pgsize_bitmap & MALIDP_MMU_PREFETCH_PARTIAL_PGSIZES; in malidp_mmu_prefetch_select_mode()
449 *pgsize_bitmap = 1 << __ffs(pgsizes); in malidp_mmu_prefetch_select_mode()
452 *pgsize_bitmap = 0; in malidp_mmu_prefetch_select_mode()
/drivers/vfio/
A Dvfio_iommu_type1.c72 uint64_t pgsize_bitmap; member
1158 iommu->pgsize_bitmap = ULONG_MAX; in vfio_update_pgsize_bitmap()
1161 iommu->pgsize_bitmap &= domain->domain->pgsize_bitmap; in vfio_update_pgsize_bitmap()
1171 if (iommu->pgsize_bitmap & ~PAGE_MASK) { in vfio_update_pgsize_bitmap()
1172 iommu->pgsize_bitmap &= PAGE_MASK; in vfio_update_pgsize_bitmap()
1173 iommu->pgsize_bitmap |= PAGE_SIZE; in vfio_update_pgsize_bitmap()
1320 pgshift = __ffs(iommu->pgsize_bitmap); in vfio_dma_do_unmap()
2544 iommu->pgsize_bitmap = PAGE_MASK; in vfio_iommu_type1_open()
2710 cap_mig.pgsize_bitmap = (size_t)1 << __ffs(iommu->pgsize_bitmap); in vfio_iommu_migration_build_caps()
2751 info.iova_pgsizes = iommu->pgsize_bitmap; in vfio_iommu_type1_get_info()
[all …]
/drivers/iommu/amd/
A Dio_pgtable_v2.c246 if (WARN_ON(!pgsize || (pgsize & cfg->pgsize_bitmap) != pgsize) || !pgcount) in iommu_v2_map_pages()
296 if (WARN_ON(!pgsize || (pgsize & cfg->pgsize_bitmap) != pgsize || !pgcount)) in iommu_v2_unmap_pages()
360 cfg->pgsize_bitmap = AMD_IOMMU_PGSIZES_V2; in v2_alloc_pgtable()
/drivers/iommu/arm/arm-smmu/
A Darm-smmu-nvidia.c280 smmu->pgsize_bitmap &= GENMASK(PAGE_SHIFT, 0); in nvidia_smmu_init_context()
281 pgtbl_cfg->pgsize_bitmap = smmu->pgsize_bitmap; in nvidia_smmu_init_context()
A Darm-smmu.c808 .pgsize_bitmap = smmu->pgsize_bitmap, in arm_smmu_init_domain_context()
832 domain->pgsize_bitmap = pgtbl_cfg.pgsize_bitmap; in arm_smmu_init_domain_context()
936 smmu_domain->domain.pgsize_bitmap = smmu->pgsize_bitmap; in arm_smmu_domain_alloc_paging()
1915 smmu->pgsize_bitmap |= SZ_4K | SZ_64K | SZ_1M | SZ_16M; in arm_smmu_device_cfg_probe()
1918 smmu->pgsize_bitmap |= SZ_4K | SZ_2M | SZ_1G; in arm_smmu_device_cfg_probe()
1920 smmu->pgsize_bitmap |= SZ_16K | SZ_32M; in arm_smmu_device_cfg_probe()
1922 smmu->pgsize_bitmap |= SZ_64K | SZ_512M; in arm_smmu_device_cfg_probe()
1925 smmu->pgsize_bitmap); in arm_smmu_device_cfg_probe()
A Dqcom_iommu.c232 .pgsize_bitmap = domain->pgsize_bitmap, in qcom_iommu_init_domain()
338 qcom_domain->domain.pgsize_bitmap = SZ_4K; in qcom_iommu_domain_alloc_paging()
/drivers/iommu/arm/arm-smmu-v3/
A Darm-smmu-v3-sva.c229 if (!(smmu->pgsize_bitmap & PAGE_SIZE)) in arm_smmu_sva_supported()
348 smmu_domain->domain.pgsize_bitmap = PAGE_SIZE; in arm_smmu_sva_domain_alloc()
A Darm-smmu-v3.c2284 tg = __ffs(smmu_domain->domain.pgsize_bitmap); in __arm_smmu_tlb_inv_range()
2542 .pgsize_bitmap = smmu->pgsize_bitmap, in arm_smmu_domain_finalise()
2580 smmu_domain->domain.pgsize_bitmap = pgtbl_cfg.pgsize_bitmap; in arm_smmu_domain_finalise()
2663 stu = __ffs(smmu->pgsize_bitmap); in arm_smmu_enable_ats()
3567 unsigned int stu = __ffs(smmu->pgsize_bitmap); in arm_smmu_probe_device()
4472 smmu->pgsize_bitmap |= SZ_64K | SZ_512M; in arm_smmu_device_hw_probe()
4474 smmu->pgsize_bitmap |= SZ_16K | SZ_32M; in arm_smmu_device_hw_probe()
4476 smmu->pgsize_bitmap |= SZ_4K | SZ_2M | SZ_1G; in arm_smmu_device_hw_probe()
4501 smmu->pgsize_bitmap |= 1ULL << 42; /* 4TB */ in arm_smmu_device_hw_probe()
/drivers/media/pci/intel/ipu6/
A Dipu6-mmu.c561 mmu_info->pgsize_bitmap = SZ_4K; in ipu6_mmu_alloc()
660 min_pagesz = 1 << __ffs(mmu_info->pgsize_bitmap); in ipu6_mmu_unmap()
681 if (mmu_info->pgsize_bitmap == 0UL) in ipu6_mmu_map()
685 min_pagesz = 1 << __ffs(mmu_info->pgsize_bitmap); in ipu6_mmu_map()
A Dipu6-mmu.h32 unsigned long pgsize_bitmap; member
/drivers/staging/media/ipu7/
A Dipu7-mmu.c601 mmu_info->pgsize_bitmap = SZ_4K; in ipu7_mmu_alloc()
704 min_pagesz = 1U << __ffs(mmu_info->pgsize_bitmap); in ipu7_mmu_unmap()
726 if (mmu_info->pgsize_bitmap == 0UL) in ipu7_mmu_map()
730 min_pagesz = 1U << __ffs(mmu_info->pgsize_bitmap); in ipu7_mmu_map()
A Dipu7-mmu.h373 unsigned long pgsize_bitmap; member
/drivers/media/platform/nvidia/tegra-vde/
A Diommu.c92 order = __ffs(vde->domain->pgsize_bitmap); in tegra_vde_iommu_init()

Completed in 965 milliseconds

12